Scanning imager employing multiple chips with staggered pixels

Radiant energy – Photocells; circuits and apparatus – Photocell controlled circuit

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C250S2140AG, C348S275000, C348S300000, C257S292000

Reexamination Certificate

active

07129461

ABSTRACT:
A solid state imaging system has at least one CMOS imager with first and second series of pixels in which the pixels of one series are offset, i.e., staggered, in respect to the pixels of the other series. Multiple imagers can be arrayed end to end, with jumper wires connecting the pixel output conductors or each so that the pixels feed into a common output amplifier for each series, to minimize chip to chip offset voltages. The pixels may be diagonally offset from one another, and a color imager can be constructed in which color ribbon filters are arranged diagonally across the imaging area. This arrangement minimizes color cross talk.

REFERENCES:
patent: 6084229 (2000-07-01), Pace et al.
patent: 6166831 (2000-12-01), Boyd et al.
patent: 7057150 (2006-06-01), Zarnowski et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Scanning imager employing multiple chips with staggered pixels does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scanning imager employing multiple chips with staggered pixels, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scanning imager employing multiple chips with staggered pixels will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3616750

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.