Scannable master slave latch actuated by single phase clock

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327199, 327203, 327211, H03K 3356, H03K 3289

Patent

active

055527370

ABSTRACT:
A device which includes a plurality of master/slave stages, each master/slave stage includes a master segment and at least one slave segment. Each master segment (excluding the one including a first master/slave stage) may be actuated by either external logic during normal operation, or by the output of a preceding slave segment during a scan operation. A continuous single phase clock provides clocked signals to a scan port, as well as the master segment and the slave segment in each of said master/slave stages. A control portion deactivates logic applied to the master segments, and actuates logic applied from the scan port to said master segments during all scan enable periods. The control portion also deactivates the scan port from the master segment, and activates the logic output to the master segments during all normal operation periods.

REFERENCES:
patent: 4250406 (1981-02-01), Alaspa
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4512029 (1985-04-01), Brice
patent: 4669061 (1987-05-01), Bhavsar
patent: 4692637 (1987-09-01), Shoji
patent: 4697279 (1987-09-01), Baratti et al.
patent: 4705965 (1987-10-01), Stuyt
patent: 4733111 (1988-03-01), Fassino et al.
patent: 4864544 (1989-09-01), Spak et al.
patent: 5003204 (1991-03-01), Cushing et al.
patent: 5015875 (1991-05-01), Giles et al.
patent: 5036217 (1991-07-01), Rollins et al.
patent: 5072132 (1991-12-01), Samaras et al.
patent: 5103116 (1992-04-01), Sivilotti et al.
patent: 5105100 (1992-04-01), Yamada
patent: 5130568 (1992-07-01), Miller et al.
patent: 5170074 (1992-12-01), Aoki
patent: 5175447 (1992-12-01), Kawasaki et al.
patent: 5257223 (1993-10-01), Dervisoglu
patent: 5378934 (1995-01-01), Takahashi et al.
patent: 5384493 (1995-01-01), Furuki
IBM Technical Disclosure Bulletin vol. 38 No. 03 Mar. 1995.
"Compact level-sensitive Scan Design Shadow latch For Transparent Latch Design Style".
IBM Technical Bulletin "Single Clock Master-Slave Latch" vol. 38, No. 03 Mar. 1995.
"Multigigahertz CMOS Dual-Modulus Prescaler IC", H. Cong et al., IEEE Journal of Solid State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1189-1193.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Scannable master slave latch actuated by single phase clock does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scannable master slave latch actuated by single phase clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scannable master slave latch actuated by single phase clock will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1953245

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.