Scannable asynchronous/synchronous CMOS latch

Details Scannable asynchronous/synchronous CMOS latch Scannable asynchronous/synchronous CMOS latch

1983-10-17

1985-09-10

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307272A, 307276, 307269, 307481, 377 66, 377 78, G11C 1128

Patent

active

045409030

ABSTRACT:
A scannable asynchronous/synchronous CMOS latch circuit that includes a first, second, and third latch element, an asynchronous latch section, and a clock control section. When operated as a synchronous latch, the first latch element operates as the "master" portion and the second latch element acts as the "slave" portion of a master/slave latch. The clock control circuit enables the clock signals to control the synchronous operation of the master/slave latch. When operated as an asynchronous latch, the clock control circuit disables the clock. The output of the asynchronous latch section is connected to the input of the first latch element. An asynchronous signal appearing on one of the inputs of the asynchronous latch section passes through the first and second latch elements and is applied to another input of the asynchronous latch section, causing it to be latched, or held. Separate outputs are provided for the asynchronous latch and the synchronous latch. When scanning occurs, the second and third latch elements act as a shift register stage. The second latch element acts as the master while the third latch element acts and the slave of a master/slave latch. The contents of the asynchronous latch can be latched in the slave section of the synchronous latch for scanning. Shift-in data is coupled to the master, then transferred to the slave, where it appears on the shift-out output, by appropriate clock signals.

REFERENCES:
patent: 3764920 (1973-10-01), Galcik et al.
patent: 3812388 (1974-05-01), Southworth
patent: 3838345 (1974-09-01), Schneider
patent: 4293780 (1981-10-01), Roesler
patent: 4334157 (1982-06-01), Ferris
patent: 4403287 (1983-09-01), Blahut et al.
Brunsvold, "Queue Storage Register", IBM Tech. Disc. Bull., vol. 13, No. 12, May 1971, pp. 3743-3744.

Affiliated with

Also associated with

Rating

Scannable asynchronous/synchronous CMOS latch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scannable asynchronous/synchronous CMOS latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scannable asynchronous/synchronous CMOS latch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1430752