Scan based testing of an integrated circuit for compliance with

Details Scan based testing of an integrated circuit for compliance with Scan based testing of an integrated circuit for compliance with

1996-09-03

1998-09-22

Beausoliel, Jr., Robert W.

Excavating

39518206, G01R 3128

Patent

active

058125612

ABSTRACT:
A method and implementation for providing an improved testable design for an integrated circuit (IC) device. The integrated circuit includes a functional path for the implementation of a functional specification as well as a testing path for testing the timing specifications for the integrated circuit. Input switching devices are connected between input terminals of the IC and inputs to sequential circuit elements, for example flip-flop devices, in the IC. Similarly, output switching devices are connected between outputs of the flip-flop devices and output terminals of the IC. The switching devices are selectively operable to alternately connect the flip-flop devices into either a functional IC path for providing functional output signals during functional cycles, or into a testing IC path for providing testing output signals indicative of timing points throughout the IC during testing cycles. The IC is also operable to selectively disable tristate bus drivers during the testing cycles. The switching devices are arranged such that a single output terminal of the IC may be selectively used to provide both functional and testing output signals.

REFERENCES:
patent: 5132974 (1992-07-01), Rosales
patent: 5260949 (1993-11-01), Hashizume et al.
patent: 5467354 (1995-11-01), Yamauchi
patent: 5526365 (1996-06-01), Whetsel
patent: 5535223 (1996-07-01), Horstmann et al.
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5604432 (1997-02-01), Moore et al.
patent: 5633879 (1997-05-01), Potts et al.
Test Compiler.TM. and Test Compiler Plus.TM. Ref.Manual, Version 3.0,Dec. 1992 pub. by Synopsys, Inc., "I/O Port Requirements for Scan Implementation Styles", pp. 3-16-5-29.
Edward J. McCluskey, "Logic Design Principles" with emphasis on Testable Semicustom Circuits, pub. by Prentice Prentice Hall 1985, pp. 434-440.
Miron Abramovici et al, "Digital Systems Testing and Testable Design", pub. by AT&T Bell Labs & W.H. Freeman and Co., 9 ppgs.
"DFT Advisory Reference Manual, Software Version 8.5.sub.13 5," Mentor Graphics Corporation, Wilsonville, Oregon, 1991-1997, pp. 2-321-2-322.

Affiliated with

Also associated with

Rating

Scan based testing of an integrated circuit for compliance with does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scan based testing of an integrated circuit for compliance with , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scan based testing of an integrated circuit for compliance with will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1630515