Computer graphics processing and selective visual display system – Display driving control circuitry
Patent
1996-10-24
1998-08-18
Hjerpe, Richard A.
Computer graphics processing and selective visual display system
Display driving control circuitry
345127, 34082544, G09G 500
Patent
active
057963916
ABSTRACT:
A display controller (112) reduces the power consumed in displaying a graphics image in a portable wireless communications device (100) when a graphics image is smaller than the size of the display (118). The number of rows and columns used to display the graphics image is counted by a decoder (108) which is a microcontroller used to operate the communications device (100). The decoder (108) provides the reduced row or column count to the display controller (112), which reduces the frequencies of clocks (PIXEL CLOCK, LINE PULSE, FRAME PULSE) used for timing data transfers to the display (118). Power is reduced by operating the display (118) at a lower frequency while acceptable frame refresh rates are maintained.
REFERENCES:
patent: 4281393 (1981-07-01), Gitelman et al.
patent: 4611228 (1986-09-01), Machida et al.
patent: 5187471 (1993-02-01), Wagai et al.
patent: 5233345 (1993-08-01), Ide
patent: 5329290 (1994-07-01), Schwarz et al.
patent: 5402149 (1995-03-01), Amagami et al.
patent: 5548324 (1996-08-01), Downs et al.
patent: 5568134 (1996-10-01), Cannon et al.
patent: 5592194 (1997-01-01), Nishikawa
Chiu Scott
Novis Scott R.
Atkins Robert D.
Hightower Robert F.
Hjerpe Richard A.
Motorola Inc.
Osorio Ricardo
LandOfFree
Scaleable refresh display controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scaleable refresh display controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scaleable refresh display controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1118858