Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2011-08-16
2011-08-16
Hur, J. H. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S158000, C365S200000, C711S105000, C711S101000
Reexamination Certificate
active
08000138
ABSTRACT:
A non-volatile scalable memory circuit is described, including a bus formed on a substrate that includes active circuitry, metallization layers, and a plurality of high density third dimension memory arrays formed over the substrate. Each memory circuit can include an embedded controller for controlling data access to the memory arrays and optionally a control node that allows data access to be controlled by an external memory controller or by the embedded controller. The memory circuits can be chained together to increase memory capacity. The memory arrays can be two-terminal cross-point arrays that may be stacked upon one another.
REFERENCES:
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6425046 (2002-07-01), Leung et al.
patent: 6850429 (2005-02-01), Rinerson et al.
patent: 7460385 (2008-12-01), Gruber et al.
patent: 7538338 (2009-05-01), Rinnerson et al.
patent: 2003/0151959 (2003-08-01), Tringali et al.
patent: 2004/0141391 (2004-07-01), Lee et al.
patent: 2005/0044304 (2005-02-01), James
Hur J. H.
Pham Hai Q
Unity Semiconductor Corporation
LandOfFree
Scaleable memory systems using third dimension memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scaleable memory systems using third dimension memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scaleable memory systems using third dimension memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2656409