Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2006-07-11
2006-07-11
Lee, Andrew C. (Department: 2663)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S463000, C375S222000
Reexamination Certificate
active
07075941
ABSTRACT:
A multi-port communications system is described, which includes hardware based subsystems for performing both physical medium dependent operations and transport convergence operations on a data transmission. A software based subsystem performs other operations as needed. Both types of subsystems are shareable by the communications ports so as to reduce a total hardware requirement of a communications system. In addition, processing blocks within both subsystems are adapted to be multi-tasking, in that they can perform multiple operations for a receive/transmit task, or even a mixture of receive/transmit tasks. The subsystems are arrangeable in a logical/hybrid pipeline arrangement with a common memory to further maximize the flexibilty and configurability of a communications system.
REFERENCES:
patent: 4161629 (1979-07-01), Kits van Heyningen
patent: 5115451 (1992-05-01), Furlong
patent: 5355508 (1994-10-01), Kan
patent: 5404469 (1995-04-01), Chung et al.
patent: 5442789 (1995-08-01), Baker et al.
patent: 5524244 (1996-06-01), Robinson et al.
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5590323 (1996-12-01), Kartalopoulos
patent: 5590334 (1996-12-01), Saulpaugh et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5687325 (1997-11-01), Chang
patent: 5696759 (1997-12-01), Tomonaga et al.
patent: 5732224 (1998-03-01), Gulick et al.
patent: 5768598 (1998-06-01), Marisetty et al.
patent: 5794067 (1998-08-01), Kadowaki
patent: 5805850 (1998-09-01), Luick
patent: 5815206 (1998-09-01), Malladi et al.
patent: 5815505 (1998-09-01), Mills
patent: 5818532 (1998-10-01), Malladi et al.
patent: 5819026 (1998-10-01), Lhotak et al.
patent: 5854754 (1998-12-01), Cabrera et al.
patent: 5870310 (1999-02-01), Malladi
patent: 5887187 (1999-03-01), Rostoker et al.
patent: 5890009 (1999-03-01), Luick et al.
patent: 5909559 (1999-06-01), So
patent: 5920561 (1999-07-01), Daniel et al.
patent: 5920705 (1999-07-01), Lyon et al.
patent: 5933447 (1999-08-01), Tran et al.
patent: 5949762 (1999-09-01), Green et al.
patent: 5977997 (1999-11-01), Vainsencher
patent: 5978373 (1999-11-01), Hoff et al.
patent: 5990958 (1999-11-01), Bheda et al.
patent: 6016539 (2000-01-01), Sollars
patent: 6023753 (2000-02-01), Pechanek et al.
patent: 6034538 (2000-03-01), Abramovici
patent: 6052773 (2000-04-01), DeHon et al.
patent: 6065060 (2000-05-01), Liu et al.
patent: 6073179 (2000-06-01), Liu et al.
patent: 6075821 (2000-06-01), Kao et al.
patent: 6081783 (2000-06-01), Divine et al.
patent: 6084881 (2000-07-01), Fosmark et al.
patent: 6088385 (2000-07-01), Liu
patent: 6088785 (2000-07-01), Hudson et al.
patent: 6092122 (2000-07-01), Liu et al.
patent: 6101592 (2000-08-01), Pechanek et al.
patent: 6122703 (2000-09-01), Nasserbakht
patent: 6128307 (2000-10-01), Brown
patent: 6131114 (2000-10-01), Guezou et al.
patent: 6134605 (2000-10-01), Hudson et al.
patent: 6151668 (2000-11-01), Pechanek et al.
patent: 6157051 (2000-12-01), Allsup et al.
patent: 6161161 (2000-12-01), Botkin et al.
patent: 6167501 (2000-12-01), Barry et al.
patent: 6167502 (2000-12-01), Pechanek et al.
patent: 6170045 (2001-01-01), Bobak et al.
patent: 6173389 (2001-01-01), Pechanek et al.
patent: 6175589 (2001-01-01), Cummings
patent: 6182206 (2001-01-01), Baxter
patent: 6188669 (2001-02-01), Bellenger
patent: 6192073 (2001-02-01), Reader et al.
patent: 6205410 (2001-03-01), Cai
patent: 6222858 (2001-04-01), Counterman
patent: 6223250 (2001-04-01), Yokono
patent: 6243414 (2001-06-01), Drucker et al.
patent: 6252902 (2001-06-01), Simeon et al.
patent: 6282238 (2001-08-01), Landry
patent: 6295314 (2001-09-01), Cole
patent: 6298370 (2001-10-01), Tang et al.
patent: 6314102 (2001-11-01), Czerwiec et al.
patent: 6314475 (2001-11-01), Collin et al.
patent: 6338130 (2002-01-01), Sinibaldi et al.
patent: 6345072 (2002-02-01), Liu et al.
patent: 6353854 (2002-03-01), Cromer et al.
patent: 6427178 (2002-07-01), Collin et al.
patent: 6430193 (2002-08-01), Raissinia et al.
patent: 6434188 (2002-08-01), Hwang et al.
patent: 6466629 (2002-10-01), Isaksson et al.
patent: 6507871 (2003-01-01), Kim
patent: RE38127 (2003-05-01), O'Sullivan
patent: 6560225 (2003-05-01), Czajkowski et al.
patent: 6560648 (2003-05-01), Dunn et al.
patent: 6567480 (2003-05-01), Brardjanian et al.
patent: 6570912 (2003-05-01), Mirfakhraei
patent: 6587476 (2003-07-01), Lewin et al.
patent: 6597689 (2003-07-01), Chiu et al.
patent: 6601101 (2003-07-01), Lee et al.
patent: 6614761 (2003-09-01), So et al.
patent: 6621831 (2003-09-01), Linz
patent: 6735245 (2004-05-01), Palm
patent: 6754881 (2004-06-01), Kuhlmann et al.
patent: 6775305 (2004-08-01), Delvaux
patent: 6810039 (2004-10-01), Parruck et al.
patent: 6813268 (2004-11-01), Kalkunte et al.
patent: 6842429 (2005-01-01), Shridhar et al.
patent: 6862294 (2005-03-01), Hann et al.
patent: 2001/0014104 (2001-08-01), Bottorff et al.
patent: 2001/0049756 (2001-12-01), Liu
patent: 2003/0004697 (2003-01-01), Ferris
patent: 1059785 (2000-12-01), None
patent: 9900739 (1999-01-01), None
patent: 9959078 (1999-11-01), None
patent: 0010281 (2000-02-01), None
patent: 0010297 (2000-02-01), None
patent: 0019311 (2000-04-01), None
patent: 0025250 (2000-05-01), None
patent: 0069084 (2000-11-01), None
patent: 0069192 (2000-11-01), None
patent: 0113590 (2001-02-01), None
patent: 0116777 (2001-03-01), None
patent: 0122235 (2001-03-01), None
patent: 0124030 (2001-04-01), None
patent: 0144964 (2001-06-01), None
patent: 0150624 (2001-07-01), None
patent: 0155864 (2001-08-01), None
patent: 0155917 (2001-08-01), None
Kumar N. Ganapathy and Benjamin W. Wah,Designing a Coprocessor for Recurrent Computations,In Proceedings of the 5th IEEE Symposium on Parallel and Distributed Processing, pp. 806-813, Dec. 1993.
J. G. Eldredge and B. L. Hutchings,Run-time reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs,Journal of VLSI Signal Processing, 17 pages, 1996.
M. J. Wirthlin and B. L. Hutchings,Sequencing run—time reconfigured hardware with software,In FPGA '96 1996 ACM Fourth International Symposium on Field Programmable Gate Arrays, pp. 122—128, New York, NY, Feb. 1996. ACM.
T. Miyamori and K. Olukotun,A Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications,in Proc. IEEE Symp. on FPGAs for Custom Computing Machines, Napa Valley, California, 1998, pp. 2—11.
D. Scherrer and H. Eberle,A Scalable Real-time Signal Processor for Object-oriented Data Flow Applications,PDCS-98 11th Int. Conf. on Parallel and Distributed Computing Systems, Chicago, Sep. 2-4, 1998, pp. 183-189.
K. Compton and S. Hauck,Configurable Computing: A Survey of Systems and Software,Northwestern University, Dept. of ECE Technical Report, 1999, 39 pages.
H.J. Broersma, N. Bruin, J.L. Hurink, L.E. Meester, S.S. op de Beek and J.H. Westhuis,Throughput of ADSL modems,Memorandum No. 1482, ISSN 0169-2690, pp. 1-17.
Paul Graham and Brent Nelson,Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing,in Proceedings on the Ninth International Workshop on Field Programmable Logic and Applications, Aug. 1999, 10 pages.
O. Diessel and G. Wigley,Opportunities for Operating Systems Research in Reconfigurable Computing,Technical report ACRC-99-018, Advanced Computing Research Centre, School of Computer and Information Science, University of South Australia, Aug., 1999, pp. 1-12.
S. Köhler, S.Sawitzki, R.G.Spallek,Digital Signal Processors for Multimedia Applications,in Proceedings of the 4th World Multiconference on Systemics, Cybernetics and Informatics and the 6th International Conference on Information Systems, Analysis and Synthesis (SCI/ISAS 2000), vol. VI, Image Acoustic, Speech and Signal Processing: Part II, pp. 107-112, International Institute of Informatics an d Systemics, 2000.
Stephan Wong, Sorin Cotofana, Stamatis Vassiliadis,Multimedia Enhanced General-Purpose Processors,IEEE International Conference on Multimedia and Expo (III) 2000: 1493-1496.
Russell Tessier and Wayne Burleson,Reconfigurable Computing for Digital Signal Processing: A Survery,Department of Electrical and Computer Engine
Lee Andrew C.
Real Communications, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Scaleable architecture for multiple-port, system-on-chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scaleable architecture for multiple-port, system-on-chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scaleable architecture for multiple-port, system-on-chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3614346