Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2001-04-20
2002-10-29
Luther, William (Department: 2664)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S428000, C710S039000, C710S054000, C710S120000
Reexamination Certificate
active
06473434
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to network processor-based devices, and more specifically to an improved system and method for reducing the complexity of resource identifier distribution in a large network processor-based system.
2. Discussion of the Prior Art
In today's networked world, bandwidth is a critical resource. Increasing network traffic, driven by the Internet and other emerging applications, is straining the capacity of network infrastructures. To keep pace, organizations are looking for better technologies and methodologies to support and manage traffic growth and the convergence of voice with data.
The convergence of voice and data will play a large role in defining tomorrow's network environment. Currently, the transmission of data over Internet protocol (IP) networks is free. Because voice communications will naturally follow the path of lowest cost, voice will inevitably converge with data. Technologies such as Voice over IP (VoIP), Voice over ATM (VoATM), and Voice over Frame Relay (VoFR) are cost-effective alternatives in this changing market. However, to make migration to these technologies possible, the industry has to ensure quality of service (QoS) for voice and determine how to charge for voice transfer over data lines.
Integrating legacy systems is also a crucial concern for organizations as new products and capabilities become available. To preserve their investments in existing equipment and software, organizations demand solutions that allow them to migrate to new technologies without disrupting their current operations.
Eliminating network bottlenecks continues to be a top priority for service providers. Routers are often the source of these bottlenecks. However, network congestion in general is often misdiagnosed as a bandwidth problem and is addressed by seeking higher-bandwidth solutions. Today, manufacturers are recognizing this difficulty. They are turning to network processor technologies to manage bandwidth resources more efficiently and to provide the advanced data services, at wire speed, that are commonly found in routers and network application servers. These services include load balancing, QoS, gateways, fire walls, security, and web caching.
For remote access applications, performance, bandwidth-on-demand, security, and authentication rank as top priorities. The demand for integration of QoS and CoS, integrated voice handling, and more sophisticated security solutions will also shape the designs of future remote access network switches. Further, remote access will have to accommodate an increasing number of physical mediums, such as ISDN, T
1
, E
1
, OC-
3
through OC-
48
, cable, and xDSL modems.
A network processor (herein also mentioned as an “NP”) has been defined as a programmable communications integrated circuit capable of performing one or more of the following functions:
Packet classification—identifying a packet based on known characteristics, such as address or protocol;
Packet modification—modifying the packet to comply with IP, ATM, or other protocols (for example, updating the time-to-live field in the header for IP);
Queue/policy management—reflects the design strategy for packet queuing, de-queuing, and scheduling of packets for specific applications; and,
Packet forwarding—transmission and receipt of data over the switch fabric and forwarding or routing the packet to the appropriate address.
For exemplary purposes, reference is made to
FIG. 1
which illustrates a logical model of a generic Network Processor system
10
. As shown in
FIG. 1
, multiple Network Processors (NP)
12
are shown connected using a switch fabric
15
, with each of the network processors supporting a large number of external LAN or WAN interface ports
20
. A separate General Purpose Processor (GPP) functions as a control point (CP)
25
for the system and has a physical or logical association with all of the Network Processors
12
in the system for enabling the customization and configuration of the Network Processor (NP) devices so that they may handle the forwarding of data packets and frames. It should be understood however, that the GPP may be embedded in a network processor device itself. The generic network processor system
10
comprises two major software components: 1) the control point code base running on the GPP, and, the programmable hardware-assist processors' picocode in each of the network processors. These two software components are responsible for initializing the system, maintaining the forwarding paths, and managing the system. From a software view, the system is distributed. The GPP and each picoprocessor run in parallel, with the CP communicating with each picoprocessor using a predefined application program interface (API)
30
and control protocol.
The CP code base provides support for the Layer
2
and Layer
3
topology protocols and Layer
4
and Layer
5
network applications and systems management. Examples are protocol support for VLAN, IP, Multiprotocol Label Switching standard (MPLS) and equal-cost multipath (ECMP), and the supporting address- and route-learning algorithms to maintain topology information.
With particular reference to
FIG. 1
, and accompanying description found in commonly-owned, co-pending U.S. patent application Ser. No. 09/384,691 filed Aug. 27, 1999 and entitled “NETWORK PROCESSOR PROCESSING COMPLEX AND METHODS”, the whole contents and disclosure of which is incorporated by reference as if fully set forth herein, the general flow of a packet or frame received at the NP device is as follows: frames received from an network connection, e.g., Ethernet MAC, are placed in internal data store buffers by an upside “enqueue” device (EDS-UP) where they are identified as either normal data frames or system control frames (Guided Frames). In the context of the invention, frames identified as normal data frames are enqueued to an Embedded Processor Complex (EPC) which comprises a plurality of picoprocessors, e.g., protocol processors. These picoprocessors execute logic (picocode) capable of looking at the received frame header and deciding what to do with the frame (forward, modify, filter, etc.). The EPC has access to several lookup tables, and classification hardware assists to allow the picoprocessors to keep up with the high-bandwidth requirements of the Network Processor. A classification hardware assist device in particular, is provided for classifying frames of well known frame formats. The Embedded Processing Complex (EPC) particularly provides and controls the programmability of the NP device and includes, among other components (such as memory, dispatcher, interfaces), N processing units, referred to as GxH, which concurrently execute picocode that is stored in a common instruction memory. It is understood, however, that the architecture and structure is completely scalable towards more GxHs with the only limitation being the amount of silicon area provided in the chip. In operation, classification results from the classification hardware assist device are passed to the GxH, during frame dispatch. Each GxH preferably includes a Processing Unit core (CLP) which comprises, e.g., a 3-stage pipeline, general purpose registers and an ALU. Several GxHs in particular, are defined as General Data Handlers (GDH) each of which comprise a full CLP with the five coprocessors and are primarily used for forwarding frames. One GxH coprocessor, in particular, a Tree Search Engine Coprocessor (TSE) functions to access all tables, counters, and other data in a control memory that are needed by the picocode in performing tree searches used in forwarding data packets, thus freeing a protocol processor to continue execution. The TSE is particularly implemented for storing and retrieving information in various processing contexts, e.g., determining frame handling rules for routing, QoS treatment, lookup of frame forwarding information and, in some cases, frame alteration information.
Traditional frame routing capability provided in network p
Araya Yonas
Basso Claude
Gorti Brahmanand Kumar
Luther William
Scully Scott Murphy & Presser
LandOfFree
Scaleable and robust solution for reducing complexity of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scaleable and robust solution for reducing complexity of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scaleable and robust solution for reducing complexity of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2999904