Patent
1993-07-26
1999-06-15
Shah, Alpesh M.
395835, 395733, G06F 1300
Patent
active
059130717
ABSTRACT:
A peripheral device and a host device implement a scalar interrupt-acknowledgement system. The peripheral device detects events and increments an unprocessed counter in response to each detected event. The host device processes the events and increments a processed counter in response to each processed event. After a number of events have been processed, the host device transmits the value held by the processed counter to the peripheral device. In response, the peripheral device subtracts the value of the processed counter from the value of the unprocessed counter. The peripheral device asserts an interrupt when events remain to be processed and deasserts the interrupt when all the events have been processed.
REFERENCES:
patent: 4096564 (1978-06-01), Inose et al.
patent: 4393470 (1983-07-01), Miard
patent: 4517643 (1985-05-01), Bannai
patent: 4851987 (1989-07-01), Day
patent: 5313622 (1994-05-01), Truchard et al.
patent: 5315580 (1994-05-01), Phaal
IBM Technical Disclosure Bulletin, "Independent Interrupt Triggering by Timer Signal", vol. 34, No. 10B, Mar. 1992, New York, US, p. 250.
1991 National Semiconductor Data Sheet for the DP83265. Specifically, see p. 2-282.
National Semiconductor Corporation
Shah Alpesh M.
LandOfFree
Scalar interrupt-acknowledgement system that responds to a plura does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalar interrupt-acknowledgement system that responds to a plura, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalar interrupt-acknowledgement system that responds to a plura will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-409461