Multiplex communications – Wide area network – Packet switching
Patent
1992-12-08
1997-11-11
Treat, William M.
Multiplex communications
Wide area network
Packet switching
395829, 370434, G06F 1314, G06F 1300
Patent
active
056873883
ABSTRACT:
A point to point connection architecture for a computer I/O subsystem, resulting in a scalable tree structure. A Master I/O Concentrator (MIOC) is connected to the host bus and handles conversion between a bus oriented structure and the tree structure of the I/O subsystem. Ports away from the host bus are downstream ports and conform to a simple byte wide message protocol. Various IOCs and devices can be attached to one of the downstream ports on the MIOC. The MIOC directs transmissions to the appropriate channel based on a geographical addressing scheme. The IOC connections act as further points of branching. Ultimately IOD or I/O devices are reached, having an upstream port for connection to the IOC and a downstream port and internal logic appropriate for the particular peripheral device. Various registers are present in the IOCs and the IODs to allow determination of the topology and particular devices present. Messages and commands are transferred in the I/O subsystem in defined packets. Various read, write and exchange commands are used, with a read response being utilized to allow split transaction read operations. Certain status and control commands are also present. Interrupts are handled by having the interrupt levels correspond to memory addresses of the programmable interrupt controller, thus allowing simple selection of interrupts to be generated by the devices and no need for separate wiring.
REFERENCES:
patent: 3510843 (1970-05-01), Bennett et al.
patent: 4100601 (1978-07-01), Kaufman et al.
patent: 4237447 (1980-12-01), Clark
patent: 4726017 (1988-02-01), Krum et al.
patent: 4864303 (1989-09-01), Ofek
patent: 4955015 (1990-09-01), Lobjinski et al.
patent: 5099473 (1992-03-01), Gupta et al.
patent: 5222062 (1993-06-01), Sharma et al.
patent: 5226040 (1993-07-01), Noble et al.
patent: 5280586 (1994-01-01), Kunz et al.
patent: 5432907 (1995-07-01), Picazo et al.
Alan Clements, Microprocessor Systems Design, 1992, pp. 36-45, 224-229.
Packet Structure for Self-Routing Switching Fabric, IBM Technical Disclosure Bulletin, vol. 31, No. 2, Aug. 1988, pp. 465-466.
Costley Robert Brett
Leigh Kevin B.
Miller Craig A.
Simonich Christopher E.
Wooten David R.
Compaq Computer Corporation
Coulter Kenneth R.
Treat William M.
LandOfFree
Scalable tree structured high speed input/output subsystem archi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable tree structured high speed input/output subsystem archi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable tree structured high speed input/output subsystem archi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1237312