Coded data generation or conversion – Digital code to digital code converters – To or from run length limited codes
Reexamination Certificate
2001-03-30
2002-12-31
Tokar, Michael (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
To or from run length limited codes
C341S058000, C341S059000, C341S061000
Reexamination Certificate
active
06501396
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to physical coding sublayer (PCS) systems and in particular the present invention relates to a scalable PCS system.
BACKGROUND OF THE INVENTION
Encoding and decoding systems are often used in data communication. For example, fiber optic systems often use a byte oriented DC balanced run length limited
8
B/
10
B encoder/decoder. One example of an
8
B/
10
B encoder is provided in U.S. Pat. No. 4,486,739 issued Dec. 4, 1984 for “Byte Oriented DC Balanced
8
B/
10
B Partitioned Block Transmission Code” by Franaszek et al., incorporated herein by reference. The Franaszek
8
B/
10
B encoder/decoder partitions an 8-bit input word into a 5-bit portion and a 3-bit portion. The 5-bit portion is encoded into a 6-bit output, and the 3-bit portion is encoded into a 4-bit output. A detailed description of an
8
B/
10
B encoding technique is described in Franaszek.
Run length is defined as a number of identical contiguous symbols (ones or zeros) that appear in a data stream. A large number of contiguous binary ones will produce a highly positive DC signal, whereas a large number of contiguous binary zeros will produce a highly negative DC signal. It is important, however, to maintain a DC balanced in the signal, both in long data strings as well as short data strings.
A disparity of a block of data is the difference between a number of data one bits and a number of data zero bits in a block of data. The Franaszek patent adjusts a DC level on output data by comparing the running disparity from prior words to the disparity of a current word being encoded. The output data word, or a complement thereof, is then output based upon the comparison. For example, if the running disparity is +1 and the current output word has a disparity of +2, the current output data is complemented to a word with a disparity of −2 and a −1 disparity is internally passed to the next encoding stage. That is, the running disparity from a
5
B/
6
B encoder stage is passed to a
3
B/
4
B encoder stage, and the running disparity from the
3
B/
4
B encoder stage is held to encode the 5-bit input portion of the next word in the
5
B/
6
B encoder. The running disparity for the
5
B/
6
B encoder is latched on the negative edge of the clock, and coupled to the
3
B/
4
B encoder. Similarly, the output of the running disparity from the
3
B/
4
B encoder is latched on the positive edge of the clock and coupled to the
5
B/
6
B block.
Bandwidth requirements of transmitted data are increasing with the increase in communication speeds. For example, the above-described encoder can handle a single 1.25 Gbit data channel. However, a 6.25 Gbit channel may be desired. Present
8
B/
10
B encoders are not scalable to provide these increased bandwidth requirements.
A
16
B/
20
B encoder is described in U.S. Pat. No. 5,663,724 entitled “
16
B/
20
B Encoder” to Westby, issued Sep. 2, 1997, incorporated herein by reference. The described encoder includes upper
5
B/
6
B and
3
B/
4
B encoder blocks and lower
5
B/
6
B and
3
B/
4
B encoder blocks. The single device couples a disparity from the upper
5
B/
6
B block to the upper
3
B/
4
B encoder block. A disparity from the upper
3
B/
4
B encoder block is coupled to the lower
5
B/
6
B encoder block. Likewise, a disparity from the lower
5
B/
6
B block is coupled to the lower
3
B/
4
B encoder block, and disparity from the lower
3
B/
4
B encoder block is coupled to the upper
5
B/
6
B encoder block. The described
16
B/
20
B encoder is not scalable and a disparity of the upper 10 bits may not be accurately reflected in the lower 10 bits.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a scalable physical coding sublayer. There is a further need for a scalable
8
B/
10
B encoder/decoder.
SUMMARY OF THE INVENTION
The above-mentioned problems with encoders/decoders and other problems are addressed by the present invention and will be understood by reading and studying the following specification. The present invention provides a scalable
8
B/
10
B encoder/decoder.
In one embodiment, a scalable physical coding sublayer (PCS) system comprises N-encoders to receive input data, each of the N-encoders provides encoded X-bit output data, and a controller to operate the N encoders to provide from 1 to N channels, along with combinations of integer multiples, Y, of the single channel, whose sum does not exceed N, each channel providing Y*X output bits, with the combined channel structure outputting X*N bits.
In another embodiment, a scalable physical coding sublayer (PCS) system comprises N-encoders to receive input data and provide encoded output data. Each of the N-encoders have synchronous and asynchronous data disparity outputs and defines a single communication channel. Disparity select circuitry is coupled to the N-encoders, and a controller is provided to operate the disparity select circuitry to provide an N-wide communication channel.
In yet another embodiment, a physical coding sublayer (PCS) system comprises a state machine, an eight-bit input to receive eight bits of input data, and an eight-bit to ten-bit encoder coupled to the state machine and the eight-bit input. The eight-bit to ten-bit encoder comprises encoder circuitry to encode the eight bits of input data into ten bits of output data, disparity control circuitry to calculate a running disparity of the ten bits of output data, an output disparity connection to provide the running disparity of the ten bits of output data, and an input disparity connection to receive an externally provided running disparity.
An
8
B/
10
B encoder comprises eight input data connections to receive eight input data signals, a control input connection to receive a control signal, a disparity input connection to receive a disparity input signal, and ten output data connections to provide ten encoded output data signals. A disparity output connection is provided to indicate a running disparity based on the ten encoded output data signals and the disparity input signal.
REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4995056 (1991-02-01), Fogg, Jr. et al.
patent: 5136410 (1992-08-01), Heiling et al.
patent: 5151977 (1992-09-01), Fredericks et al.
patent: 5177482 (1993-01-01), Cideciyan et al.
patent: 5260933 (1993-11-01), Rouse
patent: 5663724 (1997-09-01), Westby
patent: 6054944 (2000-04-01), Yamashita
patent: 6111528 (2000-08-01), Bagley
patent: 6295010 (2001-09-01), Thiesfeld
Kryzak Joseph Neil
Rock Thomas E.
Chan H. C.
Fogg Slifer & Polglaze
Nguyen Linh Van
Tokar Michael
Xilinx , Inc.
LandOfFree
Scalable physical coding sublayer (PCS) and 8B/10B encoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable physical coding sublayer (PCS) and 8B/10B encoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable physical coding sublayer (PCS) and 8B/10B encoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2954527