Scalable parallel processing systems wherein each hypernode has

Details Scalable parallel processing systems wherein each hypernode has Scalable parallel processing systems wherein each hypernode has

1993-12-15

1996-09-24

Lee, Thomas C.

Boots, shoes, and leggings

395312, 364DIG1, 3642281, 364229, 3642293, 3642295, 3642319, 36423223, 364DIG2, 36493141, 36493147, 36493146, 36493155, G06F 1516, G06F 15173

Patent

active

055600271

ABSTRACT:
A processing system 100 is provided which includes first and second hypernodes 101, each of the hypernodes 101 having at least first and second coherent interfaces 106. At least first and second interconnect network 107 are provided, the first network 107 coupling the first interfaces 106 of the first and second hypernodes 101 and the second interconnect network 107 coupling the second interfaces 106 of the first and second hypernodes 101.

REFERENCES:
patent: 4438494 (1984-03-01), Budde et al.
patent: 4663706 (1987-05-01), Allen et al.
patent: 4933933 (1990-06-01), Dally et al.
patent: 5175824 (1992-12-01), Soderbery et al.
patent: 5197130 (1993-03-01), Chen et al.
patent: 5228127 (1993-07-01), Ikeda et al.
patent: 5341504 (1994-08-01), Mori et al.
patent: 5379440 (1995-01-01), Kelly et al.
patent: 5428803 (1995-06-01), Chen et al.
Design of the Standord DASH Multiprocessor, Daniel Lenoski et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
The Directory-Based Cache Coherence Protocol for the DASH Microprocessor, Daniel Lenoski, et al, Computer Systems Laboratory, Stanford University, Dec. 1989.
Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors, Kourosh Gharachorloo, Computer Systems Library, Stanford University, Mar. 1990.
The Design and Analysis of DASH: A Scalable Directory-Based Multiprocessor, Daniel Lenoski, Dec. 1991.
Wu et al. "Applications of the Scalable Coherent Interface in Multistage Networks" TENCON'94 IEEE Region 10 Conf.
Frailong et al, "The Next-Generation SPARC Multiprocessing System Architecture", IEEE COMPCON, pp. 475-480e 1993.
Gustavson et al., "Overview of the Scalable Coherent Interface, IEEE Std 1596 (SCI)", Nuclear Science Symposium & Medical Imaging Conf., pp. 488-490 1993.
Gustavson et al., "Scalable Coherent Interface: Links to the Future", IEEE COMPCON, pp. 322-327 1992.
Alnaes et al., "Scalable Coherent Interface", Computer System and Software COMPEURO, pp. 446-453 1990.
James, V. David "Scalable I/O Architecture for Buses", IEEE COMPCON, pp. 539-544 1989.

Affiliated with

Also associated with

Rating

Scalable parallel processing systems wherein each hypernode has does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable parallel processing systems wherein each hypernode has , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable parallel processing systems wherein each hypernode has will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1948261