Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Patent
1996-06-26
1998-09-01
Nguyen, Chau
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
H04L 1256
Patent
active
058020527
ABSTRACT:
A scalable high performance ATM cell/packet switch (HiPAS) element for a shared memory switch fabric application. The switch element includes a PAC Bus (Packet/ATM Cell Bus) and the Switch Fabric Controller bus (SC Bus). The HiPAS switch element receives and transmits the ATM cells/packets through the PAC Bus. The PAC bus provides independent parallel datapaths for the receive port and transmit port. The PAC Bus provides a unique structural feature to the HiPAS switch element and allows expansion to the switch capacity in a manner similar to a bit-slice processor. Multiple number of HiPAS switch elements can be concatenated to expand the capacity. In the concatenated configuration, the datapaths of the receive port and transmit port are interleaved so that the interconnection remains point-to-point. As the result, all of the switch ports in the switch execute the cell transactions concurrently on the PAC bus. In addition, each switch fabric port has a dedicated serial ports to exchange status information between the switch fabric and the switch port adapter.
REFERENCES:
patent: 4949338 (1990-08-01), Albal et al.
patent: 5500851 (1996-03-01), Kozaki et al.
patent: 5546392 (1996-08-01), Boal et al.
patent: 5557621 (1996-09-01), Nakano et al.
patent: 5619510 (1997-04-01), Kurano
Chemarin, A. et al., "A High-Speed CMOS Circuit for 1.2Gb/s 16.times.16 ATM Swtiching", IEEE Journal of Solid-State Circuits, Jul. 1992, vol. 27, No. 7, pp. 1116-1120.
Denzel, W.E. et al., "A Flexible Shared-Buffer Switch for ATM at Gb/s Rates", Computer Networks and ISDN Systems, Jan. 1995, vol. 27, No. 4, pp. 611-623.
Collivignarelli, M. et al., "A Complete Set of VLSI Circuits for ATM Switching", IEEE, 1994, pp. 134-138.
Saito, H. et al., "Multicast Function and its LSI Implementation in a Shared Multibuffer ATM Switch", IEEE, 1994, pp. 315-322.
A copy of the International Search Report for counterpart PCT Application No. PCT/US97/04140.
Takahiko Kozaki, Noboru Endo, Yoshito Sakurai, Osamu Matsubara, Masao Mizukami and Ken'ichi Asano, "32.times.32 Shared Buffer Type ATM Switch VLSI for B-ISDN's", IEEE Journal on Selected Areas in Communications, vol. 9, No. 8, Oct. 1991, 1239-1247.
Yasuro Shobatake, Masahiko Motoyama, Emiko Shobatake, Takashi Kamitake, Shoichi Shimizu, Makoto Noda and Kenji Sakaue, "A one-chip Scalable 8* 8 ATM Switch LSI Employing Shared Buffer Architecture", IEEE Journal on Selected Areas in Communications, vol. 9, No. 8, Oct. 1991, 1248-1254.
Noboru Endo, Takahiko Kozaki, Toshiya Ohuchi, Hiroshi Kuwahara and Shinobu Gohara, "Shared Buffer Memory Switch for an ATM Exhange", IEEE Transactions on Communications, vol. 41, No. 1, Jan. 1993, 237-245.
H. Yamanaka, H. Saito, H. Yamada, M. Tsuzuki, S. Kohama, H. Ueda, H. Kondoh, Y. Matsuda and K. Oshima, "622 Mb/s 8.times.8 Shared Multibuffer ATM Switch with Hierarchical Queueing and Multicast Functions", IEEE Globocom Telecommunications Conference, 1993, 1488-1495.
Sanjeev Kumar and Dharma P. Agrawal, "A Shared Buffer Direct-Access (SBDA) Switch Architecture for ATM-based Networks", SUPERCOMM/ICC'94, 101-105.
Level One Communication, Inc.
Nguyen Chau
LandOfFree
Scalable high performance switch element for a shared memory pac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable high performance switch element for a shared memory pac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable high performance switch element for a shared memory pac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-277432