Static information storage and retrieval – Floating gate – Particular connection
Patent
1994-03-11
1997-04-22
Clawson, Jr., Joseph E.
Static information storage and retrieval
Floating gate
Particular connection
36523006, 36518513, G11C 1606
Patent
active
056234430
ABSTRACT:
An electrically programmable read-only memory (EPROM) array having self-aligned thick oxide isolation units, and a method for manufacturing the EPROM array are disclosed. The EPROM array is formed of EPROM areas having EPROM cells and control areas, two per EPROM area. Each control area includes at least one row and each row includes a first polysilicon strip, a second polysilicon strip lying on top of and perpendicular to the first polysilicon strip, and alternating thick and thin oxide elements under the first polysilicon strip. The thick and thin oxide elements are self-aligned to the first polysilicon strip. The thin oxide and the first and second polysilicon strips form a select transistor. The thick oxide and the first and second polysilicon strips form a novel self-aligned thick oxide isolation unit.
REFERENCES:
patent: 4271421 (1981-06-01), McElroy
patent: 4365263 (1982-12-01), Kawagoe
patent: 5117389 (1992-05-01), Yiu
patent: 5151375 (1992-09-01), Kazerounian et al.
patent: 5204835 (1993-04-01), Eitan
patent: 5319593 (1994-06-01), Wolstenholme
patent: 5327378 (1994-07-01), Kazerounian
Eitan Boaz
Irani Rustom F.
Kazerounian Reza
Clawson Jr. Joseph E.
Waferscale Integration Inc.
LandOfFree
Scalable EPROM array with thick and thin non-field oxide gate in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable EPROM array with thick and thin non-field oxide gate in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable EPROM array with thick and thin non-field oxide gate in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-346297