Pulse or digital communications – Synchronizers – Synchronization failure prevention
Reexamination Certificate
2006-01-24
2006-01-24
Chin, Stephen (Department: 2634)
Pulse or digital communications
Synchronizers
Synchronization failure prevention
C375S359000
Reexamination Certificate
active
06990162
ABSTRACT:
A scalable clock recovery system. In one embodiment the system comprises a clock master unit, a clock distribution network, and a plurality of clock recovery units. The master clock unit generates a plurality of master clock signals, which are received by the clock recovery units. The clock recovery units use multiple stages of mixing to generate a recovered clock. The recovered clock can be used to recover data from a serial data stream.
REFERENCES:
patent: 5757857 (1998-05-01), Buchwald
patent: 6122336 (2000-09-01), Anderson
patent: 6144675 (2000-11-01), Wakabayashi et al.
patent: 6178213 (2001-01-01), McCormack et al.
patent: 6219396 (2001-04-01), Owada
patent: 6249557 (2001-06-01), Takatori et al.
patent: 6307906 (2001-10-01), Tanji et al.
patent: 6762967 (2004-07-01), Tanizaki et al.
patent: 2002/0067787 (2002-06-01), Naven et al.
patent: WO 01/71966 (2001-09-01), None
Chin Stephen
Christie Parker & Hale LLP
Joseph Jaison
Vitesse Semiconductor Corporation
LandOfFree
Scalable clock distribution for multiple CRU on the same chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable clock distribution for multiple CRU on the same chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable clock distribution for multiple CRU on the same chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592653