Scalable cache attributes for an input/output bus

Details Scalable cache attributes for an input/output bus Scalable cache attributes for an input/output bus

1995-04-12

1997-07-22

Chan, Eddie P.

395466, 395469, 395470, G06F 1208

Patent

active

056511370

ABSTRACT:
Memory bus extensions to a high speed peripheral bus are presented. Specifically, sideband signals are used to overlay advanced mechanisms for cache attribute mapping, cache consistency cycles, and dual processor support onto a high speed peripheral bus. In the case of cache attribute mapping, three cache memory attribute signals that have been supported in previous processors and caches are replaced by two cache attribute signals that maintain all the functionality of the three original signals. In the case of cache consistency cycles, advanced modes of operation are presented. These include support of fast writes, the discarding of write back data by a cache for full cache line writes, and read intervention that permits a cache to supply data in response to a memory read. In the case of dual processor support, several new signals and an associated protocol for support of dual processors are presented. Specific support falls into three areas: the extension of snooping to support multiple caches, the support of shared data between the two processors, and the provision of a processor and upgrade arbitration protocol that permits dual processors to share a single grant signal line.

REFERENCES:
patent: 5408636 (1995-04-01), Santeler et al.
Intel, "Pentium Processor User's Manual vol. 2: 82496 Cache Controller and 82491 Cache SRAM Data Book", 1994, P5-114 to 5-115.
PCI Local Bus Specification, Revision 2.0; PCI Special Interest Group; Hillsboro, OR; Apr., 1993.

Affiliated with

Also associated with

Rating

Scalable cache attributes for an input/output bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable cache attributes for an input/output bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable cache attributes for an input/output bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1566207