Scalable broad band input-queued ATM switch including weight dri

Details Scalable broad band input-queued ATM switch including weight dri Scalable broad band input-queued ATM switch including weight dri

1996-10-22

1999-07-13

Horabik, Michael

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

370412, 370416, H04J 302

Patent

active

059236566

ABSTRACT:
An asynchronous mode transfer (ATM) switch conducting switching based upon the calculation of weights for entries corresponding to cells in an input queue to achieve a high throughput rate which avoids head of line blocking. The switch includes a cell scheduler driven by the iterative resolution of a traffic matrix formed by highest priority entries for each of a plurality of output ports queued in each of a plurality input queues each having separate virtual queues corresponding to the output ports. Conflicts in the matrix are resolved according to weight so that one entry per one row is chosen to be transmitted in parallel. Selection of winning entries from among a group of conflicting entries during any step are resolved by selecting the heaviest weighted entry and leaving the remaining ports maximum satisfactory transmission opportunities. The input queue communicates with the cell scheduler to assign priority level entries corresponding to highest priority cells which are queued in the input queue for each output port. The calculated weight for each entry during an iteration is a function of its priority level and the priority level of all other entries in a common row and column. A subsequent iteration is conducted without the winner and without all other entries in the same row and column as the winner.

REFERENCES:
patent: 5126999 (1992-06-01), Munter et al.
patent: 5491691 (1996-02-01), Shtayer et al.
patent: 5499238 (1996-03-01), Shon
patent: 5745489 (1998-04-01), Diaz et al.
"Achieving 100% Throughput in an Input-Queued Switch", Mckeown et al. No date.
"The Performance Analysis and Implementation of an Input Access Scheme in a High-Speed Packet Switch", Mehmet-Ali et al., IEEE Transactions on Communication, vol. 42, No., 12, Dec. 1994.
"Scheduling cells in an input-queued switch", McKeown et al., IEE Electronics Letters Online, Dec. 9, 1993, vol. 29, No. 25, pp. 2174-2175.
"A 1.5 Gb/s 8.times.8 Cross-Connect Switch Using a Time Reservation Algorithm" Matsunaga et al., IEEE Journal On Selected Areas in Communications, vol. 9, No. 8, Oct. 1991, pp. 1308-1317.
"Parallel Contention Resolution Control For Input Queueing ATM Switches", Obara et al., Electronics Letters, Apr. 23, 1992, vol. 28, No. 9, pp. 838-839.
"Optimum Architecture For Input Queuing ATM Switches", H. Obara, Electronics Letters, Mar. 28, 1991, vol. 27, No. 7, pp. 555-557.

Affiliated with

Also associated with

Rating

Scalable broad band input-queued ATM switch including weight dri does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Scalable broad band input-queued ATM switch including weight dri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable broad band input-queued ATM switch including weight dri will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2283477