Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Patent
1995-08-31
1997-03-11
Kizou, Hassan
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
370471, 3952002, H04L 1228, H04L 1256
Patent
active
056109210
ABSTRACT:
A scalable, asynchronous transfer mode ("ATM") interface for generating an ATM cell comprising an addressing element, a memory element and a cell generating element. The addressing element is used to initiate generation of the ATM cell by transmitting one or more memory addresses to the memory element. The memory element, accessible to the addressing element, is used to store at least one datagram corresponding to the memory address(es) and to subsequently output the at least one datagram to the cell generating element. The cell generating element is coupled to the memory element in order to receive at least one datagram and produce the ATM cell. Finally, a controlling element is coupled to the addressing element and the cell generating element in order to control their operations.
REFERENCES:
patent: 5136584 (1992-08-01), Hedlund
patent: 5274768 (1993-12-01), Traw et al.
patent: 5289579 (1994-02-01), Punj
patent: 5341376 (1994-08-01), Yamashita
patent: 5375121 (1994-12-01), Nishino et al.
patent: 5381411 (1995-01-01), Ohno et al.
Kizou Hassan
Sun Microsystems Inc.
LandOfFree
Scalable architecture for asynchronous transfer mode segmentatio does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scalable architecture for asynchronous transfer mode segmentatio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scalable architecture for asynchronous transfer mode segmentatio will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-449494