Saturation limited bias circuit for complementary transistors

Details Saturation limited bias circuit for complementary transistors Saturation limited bias circuit for complementary transistors

1979-01-02

1981-06-16

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307299B, 307313, 330267, 307456, 307549, H03K 19003, H03K 19082

Patent

active

042740185

ABSTRACT:
A clamp circuit is disclosed which includes a transistor connected between the multiple collectors of a bias current device for complementary output transistors and the output terminal of a driver circuit. The clamp transistor is rendered conductive by signals at the output terminal of the driver circuit which would otherwise heavily saturate the bias current device. The clamp transistor conducts current to provide additional needed bias to the complementary output device and to keep such current from disturbing the magnitudes of currents provided by a current generator circuit which is also connected to the bias current device.

REFERENCES:
patent: 4041407 (1977-08-01), Main

Affiliated with

Also associated with

Rating

Saturation limited bias circuit for complementary transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Saturation limited bias circuit for complementary transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Saturation limited bias circuit for complementary transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-156895