Sampling phase detector for delay-locked loop

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S158000

Reexamination Certificate

active

11103527

ABSTRACT:
A delay-locked loop (DLL) architecture is provided that includes a voltage controlled delay line, a sample-and-hold circuit and an amplifier circuit. The voltage controlled delay line may have a plurality of buffer stages to provide a first clock signal and a second clock signal. The sample-and-hold circuit may receive signals corresponding to the first clock signal and the second clock signal. The sample-and-hold circuit may provide two sampled signals based on the received signals. Additionally, the amplifier circuit may be coupled to the sample-and-hold circuit and the voltage controlled delay line. The amplifier circuit may provide a control voltage to the buffer stages of the voltage controlled delay line based on the sampled signals received from the sample-and-hold circuit.

REFERENCES:
patent: 6424193 (2002-07-01), Hwang
patent: 7034591 (2006-04-01), Wang
“A Semidigital Dual Delay-Locked Loop”, Stefanos Sidiropoulos, et al. , IEEE Journal of Solid-State Circuits, vol. 32, No. 11, Nov. 1997.
“Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, John G. Maneatis, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996.
“3.3V, 1.6 GHz, Low-Jitter, Self-Correcting DLL Based Clock Synthesizer in 0.5μm CMOS.”, David J. Foley, et al., , ISCA 2000-IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Sampling phase detector for delay-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sampling phase detector for delay-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sampling phase detector for delay-locked loop will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3840823

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.