Dynamic magnetic information storage or retrieval – General processing of a digital signal – Data clocking
Patent
1997-04-16
1999-06-01
Psitos, Aristotelis M.
Dynamic magnetic information storage or retrieval
General processing of a digital signal
Data clocking
375355, G11B 509
Patent
active
059093323
ABSTRACT:
A sampled amplitude read channel for reading information stored on a magnetic medium by detecting digital data from a sequence of discrete time interpolated sample values, the interpolated sample values generated by interpolating a sequence of discrete time channel sample values generated by sampling pulses in an analog read signal from a magnetic read head positioned over the magnetic medium. A write VFO generates a write clock for writing digital data to the magnetic medium at a predetermined baud rate for a selected zone, and upon read back, the write VFO generates a sampling clock at a frequency slightly higher than the write frequency. A sampling device samples the analog read signal at the sampling clock rate to generate a sequence of discrete time channel samples that are not synchronized to the baud rate. The channel samples are equalized by a discrete time equalizing filter according to a predetermined partial response (PR4, EPR4, EEPR4, etc.). An interpolating timing recovery circuit, responsive to the equalized channel samples, computes an interpolation interval .tau. and, in response thereto, generates interpolated sample values substantially synchronized to the baud rate. The timing recovery circuit also generates a data clock for clocking a discrete time sequence detector for detecting the digital data from the interpolated sample values.
REFERENCES:
patent: 4453259 (1984-06-01), Miller
patent: 4866647 (1989-09-01), Farrow
patent: 5018166 (1991-05-01), Tjahjadi et al.
patent: 5127051 (1992-06-01), Chan et al.
patent: 5177734 (1993-01-01), Cummiskey et al.
patent: 5235534 (1993-08-01), Potter
patent: 5258933 (1993-11-01), Johnson et al.
patent: 5293369 (1994-03-01), Melas et al.
patent: 5295128 (1994-03-01), Hutchins et al.
patent: 5309484 (1994-05-01), McLane et al.
patent: 5311178 (1994-05-01), Pan et al.
patent: 5315284 (1994-05-01), Bentley et al.
patent: 5327298 (1994-07-01), Ottesen et al.
patent: 5359631 (1994-10-01), Behrens et al.
patent: 5384552 (1995-01-01), Iwasaki
patent: 5400364 (1995-03-01), Yada
patent: 5424881 (1995-06-01), Behrens et al.
patent: 5440532 (1995-08-01), Yokogawa et al.
patent: 5481568 (1996-01-01), Yada
patent: 5552942 (1996-09-01), Ziperovich et al.
patent: 5760984 (1998-06-01), Spurbeck et al.
C.M. Melas, P. Sutardja, "An Asynchronous Fully Digital Channel for Magnetic recording," IEEE Globecom '94, vol. 2 of 3, pp. 1144-1147, 1994.
Ronald E. Crochiere and Lawrence R. Rabiner, "Multirate Digital Signal Processing," 1983, Prentice-Hall, pp. 127-192.
Floyd M. Gardner, "Interpolation in Digital Modems--Part I: Fundamentals," IEEE Transactions on Communications, vol. 41, No. 3, Mar. 1993.
Floyd M. Gardner, "Interpolation in Digital Modems--Part II: Implementation and Performance," IEEE Transactions on Communications, vol. 41, No. 6, Jun. 1993.
Behrens Richard T.
Spurbeck Mark S.
Cirrus Logic Inc.
Psitos Aristotelis M.
Sheerin Howard H.
Shifrin Dan A.
Wamsley Patrick
LandOfFree
Sampled amplitude read channel employing interpolated timing rec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sampled amplitude read channel employing interpolated timing rec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sampled amplitude read channel employing interpolated timing rec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-958927