Sample/hold free most significant bit comparator using bisection

Details Sample/hold free most significant bit comparator using bisection Sample/hold free most significant bit comparator using bisection

1995-03-17

1997-05-20

Gaffin, Jeffrey A.

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341156, H03M 142

Patent

active

056316500

ABSTRACT:
This invention provides an analog to digital converter using bisection comparators to determine the Most Significant Bits of the input voltage. The bisection comparator is comprised of three inverting amplifiers and does not use an auto zero phase, which reduces the power dissipation in the bisection comparator significantly. The bisection comparator does not use a sample and hold circuit and no capacitors are required, which significantly reduces the size of the integrated circuit chip. The analog to digital converter uses a number of bisection comparators to determine the Most Significant Bits of the input voltage and fine analog to digital converters to determine the Least Significant Bits of the input voltage. The outputs of the bisection comparators are used to set the switches of the fine analog to digital converters.

REFERENCES:
patent: 4733217 (1988-03-01), Dingwall
patent: 4903028 (1990-02-01), Fukushima
patent: 5298814 (1994-03-01), Caruso
patent: 5399919 (1995-03-01), Mair

Affiliated with

Also associated with

Rating

Sample/hold free most significant bit comparator using bisection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample/hold free most significant bit comparator using bisection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample/hold free most significant bit comparator using bisection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1727112