Sample/hold circuit with current mirror circuits

Details Sample/hold circuit with current mirror circuits Sample/hold circuit with current mirror circuits

1997-05-19

1998-12-01

Ton, My-Trang Nu

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

327 92, G11C 2702

Patent

active

058444335

ABSTRACT:
In a sample/hold circuit, a current switch generates a constant current in response to a control signal. A first current mirror circuit receives the constant current to generate first and second currents, and a second current mirror circuit receives the first current to generate a third current. A voltage buffer receives an input voltage at an input terminal to generate an output voltage at an output terminal. The voltage buffer is activated by the second and third currents. A hold capacitor is connected to the output terminal.

REFERENCES:
patent: 5036219 (1991-07-01), Dingwall et al.
patent: 5243235 (1993-09-01), Wakayama et al.
patent: 5289278 (1994-02-01), Bird
patent: 5473273 (1995-12-01), Werner, Jr. et al.
Microelectronic Circuits, Adel S. Sedra et al., Third Edition, Differential and Multistage Amplifiers, pp. 1-14.

Affiliated with

Also associated with

Rating

Sample/hold circuit with current mirror circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample/hold circuit with current mirror circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample/hold circuit with current mirror circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2398587