Sample hold circuit for LCD driver

Details Sample hold circuit for LCD driver Sample hold circuit for LCD driver

1996-12-17

1999-02-23

Hjerpe, Richard A.

Computer graphics processing and selective visual display system

Plural physical display element control system

Display elements arranged in matrix

345100, G09G 300

Patent

active

058749349

ABSTRACT:
In order to provide a sample hold circuit used in LCD driver circuit or dividing an analog signal to parallel source driving signals in desired order with fewer numbers of elements and lower current consumption, a sample hold circuit of the invention comprises two emitter coupling logic circuit (2 and 3), each having the same number of transistors (Q2-1 to Q2-n and Q3-1 to Q3-n) with their bases controlled with outputs of a shift register (6). By connecting collectors of transistors (Q2-1 to Q2-n and Q3-1 to Q3-n) of each emitter coupling logic circuit (2 or 3) to current mirrors (4-1 to 4-n) in inverse order with each other, sample hold units (5-1 to 5-n) output sample hold signals supplied with outputs of the current mirrors (4-1 to 4-n) forward scanning or backward scanning according to the emitter coupling logic circuit (1 or 2) activated.

REFERENCES:
patent: 5369417 (1994-11-01), Tanaka
patent: 5602561 (1997-02-01), Kawaguchi et al.
patent: 5680149 (1997-10-01), Koyama et al.
patent: 5745093 (1998-04-01), Tsuzuki et al.
K. Nakajima et al., "Full-color Liquid-Crystal Display Products", NEC Technical Journal, vol. 46, No. 10, 1993, pp. 12-16.

Affiliated with

Also associated with

Rating

Sample hold circuit for LCD driver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample hold circuit for LCD driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample hold circuit for LCD driver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-311155