Sample-hold circuit

Details Sample-hold circuit Sample-hold circuit

2007-07-24

2007-07-24

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S094000

Reexamination Certificate

active

11076924

ABSTRACT:
A sample-hold circuit, which reduces droop and feed through and is suitable for high-speed operation while maintaining a wider freedom of design parameters, comprising a preamplifier to which an input analog signal is applied, a core section which outputs a voltage corresponding to the variation of an output from the preamplifier during the sampling period and holds the voltage corresponding to the output from the preamplifier during the hold period initiated by a transition of a clock signal, and a current switching circuit which is connected to the output pin of the preamplifier and enables the current flowing into the first transistor within the preamplifier during the sampling period to flow into another second transistor to apply a constant potential as an input to the core section.

REFERENCES:
patent: 5850155 (1998-12-01), Matsumoto
patent: 6433595 (2002-08-01), Tung et al.
patent: 6798263 (2004-09-01), Leon
patent: 7034594 (2006-04-01), Meltzer et al.
patent: 2005/0231258 (2005-10-01), Suzuki et al.
patent: 09-130168 (1997-05-01), None

Affiliated with

Also associated with

Rating

Sample-hold circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample-hold circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample-hold circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3786769