Sample-and-hold circuit having reduced subthreshold conduction e

Details Sample-and-hold circuit having reduced subthreshold conduction e Sample-and-hold circuit having reduced subthreshold conduction e

1998-04-06

2000-05-30

Kim, Jung Ho

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

327 91, 327 95, G11C 2702

Patent

active

060695021

ABSTRACT:
An integrated sample-and-hold S/H circuit includes a subthreshold conduction current compensation circuit for reducing undesired effects of subthreshold conduction current in a first field-effect transistor (FET) during the holding time. More particularly, the S/H circuit may include a substrate, a sampling capacitor formed on the substrate, and the first FET. The first FET has a first conduction terminal for receiving the input signal, a second conduction terminal connected to the sampling capacitor, and a control terminal. The control terminal is responsive to control signals for connecting the input signal to the sampling capacitor during a sampling time and for disconnecting the input signal from the sampling capacitor during a holding time. The first FET preferably further includes a body which unfortunately creates a parasitic diode connected to the sampling capacitor. A unity gain buffer amplifier may be connected to the body of the first FET during the holding time for applying a holding voltage from the sampling capacitor to the body to thereby reduce undesired effects from the parasitic diode. The subthreshold current conduction compensation circuit causes a voltage at the first conduction terminal of the first FET to be substantially equal to a voltage at the second conduction terminal of the first FET during the holding time. This may be accomplished by coupling the holding voltage from the output of the buffer amplifier to the node between two series connected FETs.

REFERENCES:
patent: 4667178 (1987-05-01), Ryu
patent: 4935702 (1990-06-01), Mead et al.
patent: 5142238 (1992-08-01), White
patent: 5180965 (1993-01-01), Nose
patent: 5243235 (1993-09-01), Wakayama et al.
patent: 5286663 (1994-02-01), Manning
patent: 5479121 (1995-12-01), Shen et al.
patent: 5481212 (1996-01-01), Shima
patent: 5546022 (1996-08-01), D'Souza et al.
patent: 5572154 (1996-11-01), Rakers et al.
patent: 5583821 (1996-12-01), Rose et al.
patent: 5593907 (1997-01-01), Anjum et al.
patent: 5594265 (1997-01-01), Shimizu et al.
patent: 5663586 (1997-09-01), Lin
patent: 5696396 (1997-12-01), Tokura et al.
patent: 5854561 (1998-12-01), Arimoto et al.
patent: 5872470 (1999-02-01), Mallinson et al.

Affiliated with

Also associated with

Rating

Sample-and-hold circuit having reduced subthreshold conduction e does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample-and-hold circuit having reduced subthreshold conduction e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample-and-hold circuit having reduced subthreshold conduction e will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1912996