Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Software program
Reexamination Certificate
2011-03-01
2011-03-01
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Software program
C703S019000, C717S135000
Reexamination Certificate
active
07899661
ABSTRACT:
Systems and methods for run-time switching for simulation with dynamic run-time accuracy adjustment. In one embodiment, a computer implemented method performs a simulation of a computer instruction executing on a simulated hardware design by a first simulation model, wherein the first simulation model provides first timing information of the simulation. The first timing information is stored to a computer usable media. A pending subsequent simulation of the instruction is detected. Responsive to the presence of the first timing information in the computer usable media, the computer instruction is simulated by a second simulation model, wherein the second simulation model provides less accurate second timing information of the simulation than the first simulation model. The simulation run time information is updated for the subsequent simulation with the first timing information.
REFERENCES:
patent: 4051352 (1977-09-01), Eichelberger et al.
patent: 5371746 (1994-12-01), Yamashita et al.
patent: 5410685 (1995-04-01), Banda et al.
patent: 5452437 (1995-09-01), Richey et al.
patent: 5784552 (1998-07-01), Bishop et al.
patent: 5790778 (1998-08-01), Bush et al.
patent: 5819093 (1998-10-01), Davidson et al.
patent: 5911073 (1999-06-01), Mattson, Jr. et al.
patent: 6083281 (2000-07-01), Diec et al.
patent: 6145099 (2000-11-01), Shindou
patent: 6167479 (2000-12-01), Hartnett et al.
patent: 6418392 (2002-07-01), Rust et al.
patent: 6453424 (2002-09-01), Janniello
patent: 6516460 (2003-02-01), Merks et al.
patent: 6587995 (2003-07-01), Duboc et al.
patent: 6601229 (2003-07-01), Niederer et al.
patent: 6625572 (2003-09-01), Zemlyak et al.
patent: 6718294 (2004-04-01), Bortfeld
patent: 6760903 (2004-07-01), Morshed et al.
patent: 6826717 (2004-11-01), Draper et al.
patent: 6856950 (2005-02-01), Abts et al.
patent: 6882968 (2005-04-01), Linden
patent: 7133820 (2006-11-01), Pennello et al.
patent: 7185319 (2007-02-01), Kaler et al.
patent: 2002/0032559 (2002-03-01), Hellestrand et al.
patent: 2002/0174415 (2002-11-01), Hines
patent: 2003/0217248 (2003-11-01), Nohl et al.
patent: 2004/0010778 (2004-01-01), Kaler et al.
patent: 2004/0068701 (2004-04-01), Chang et al.
patent: 2004/0083088 (2004-04-01), Berent et al.
patent: 2004/0102946 (2004-05-01), Shahabuddin et al.
patent: 2004/0215438 (2004-10-01), Lumpkin et al.
patent: 2005/0102640 (2005-05-01), Iwamoto et al.
patent: 2005/0183066 (2005-08-01), Jabori
patent: 2005/0209839 (2005-09-01), Nightingale et al.
patent: 2005/0256694 (2005-11-01), Taylor
patent: 2006/0069953 (2006-03-01), Lippett et al.
patent: 2006/0195825 (2006-08-01), Vanspauwen et al.
patent: 2006/0282233 (2006-12-01), Pasricha et al.
patent: 2007/0168893 (2007-07-01), Watanabe et al.
patent: 2007/0277130 (2007-11-01), Lavelle
patent: WO 2005/055094 (2005-06-01), None
Liu et al., “Software timing analysis using HW/SW cosimulation and instruction set simulator”, IEEE, 1998.
Guerra et al., “Cycle and phase accurate DSP modeling and integration for HW/SW Co-verification”, ACM 1999.
Mateos et al., “Hardware/Software Cosimulation Environment for CSoC with Soft Processors,” IEEE 2004.
Guerra et al., “Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification,” IEEE 1999.
Wieferink et al., “Retargetable Generation of TLM Bus Interfaces for MP-Soc Platforms,” ACM 2005.
Wieferink et al., “A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-On-Chip Platforms,” IEEE 2004.
Braun et al., “A Universal Technique for Fast and Flexible Instruction Set Architecture Simulation,” IEEE 2004.
Coulaud et al., “Toward a Distributed Computational Steering Enviornment Based on Corba”, 1999.
Bagrodia et al., “Parsec: A Parallel Simulation Environment for Complex Systems”, 1998.
Cunha et al., “A Debugging Engine for a Parallel and Distributed Environment”, 1996.
Looney, Douglas, “Interactive Control of a Parallel Simulation Froma Remote Graphics Workstaion”, Dec. 14, 1993.
Magnusson et al., “Simics: a Full System Simulation Platform”, IEEE 2002.
Girod et al., “A System for Simulation, Emulation, and Deployment of Heterogeneous Sensor Networks”, SenSys 2004.
Herrod, Stephen, “Using Complete Machine Simulation to Understand Computer System Behavior”, Feb. 1998.
Bedichek, Robert. “Talisman: Fast and Accurate Multicomputer Simulation” ACM 1995.
Burger et al. “Accuracy vs. Performance in Parallel Simulation of Interconnection Networds” IEEE 1995.
Brewer et al. “Proteus: A High-Performance Parallel-Architecture Simulator”, 1991.
Legedza et al. “Reducing Synchronization Overhead in Parallel Simulation”, IEEE 1996.
Rompaey Karl Van
Wieferink Andreas
Rodriguez Paul L
Synopsys Inc.
Thangavelu Kandasamy
LandOfFree
Run-time switching for simulation with dynamic run-time... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Run-time switching for simulation with dynamic run-time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Run-time switching for simulation with dynamic run-time... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2751070