Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2003-07-31
2008-05-13
Bayard, Emmanuel (Department: 2611)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C375S262000
Reexamination Certificate
active
07372922
ABSTRACT:
A Reduced State Sequence Equalizer (RSSE) is implemented using a butterfly hardware accelerator (58) in the form of a butterfly to increase the efficiency of computing branch metrics (24) and the ACS (add, compare and select) function (26). Multiple path metrics between a first state and a second state may be computed responsive to the received symbols and reference constellation symbols and determining a best scenario at the second state using said butterfly circuitry. The received symbols may be rotated by a predetermined angle for computation of all minimums of two cosets in an 8-PSK constellation.
REFERENCES:
patent: 6163581 (2000-12-01), Kang
patent: 6397240 (2002-05-01), Fernando et al.
patent: 6707849 (2004-03-01), Zangi et al.
patent: 6970520 (2005-11-01), Lindbom et al.
patent: 7116732 (2006-10-01), Worm et al.
patent: 2002/0056068 (2002-05-01), Aymar et al.
patent: 2002/0122507 (2002-09-01), Eidson
patent: 2002/0162074 (2002-10-01), Bickerstaff
patent: 0 786 872 (1997-07-01), None
patent: 1 058 392 (2000-12-01), None
patent: WO 01/03308 (2001-01-01), None
patent: WO 01/60002 (2001-01-01), None
patent: WO 02/39689 (2001-05-01), None
patent: WO 0178239 (2001-10-01), None
“Error Probablility of Reduced State Sequence Estimation for Trellis-Coded Modulation on Intersymbol Interference Channels”, Wern Ho Sheen, et al., IEEE Global Telecommunications Conference, Dec. 2-5, 1991, pp. 1159-1164, XP010042585, New York, US.
“Reduced-Complexity Viterbi Detector Architectures for Partial Response Signalling”, Gerhard Fettweis, et al., IEEE Global Telecommunications Conference, Nov. 14-16, 1995, pp. 559-563, XP000621547, New York, US.
“Digital Communications”, J. G. Proakis, McGraw-Hill, 1995, pp. 249-254, 468-470, 621-627, 649-654, 698-702, 729-732, and 797-806, XP002202678, New York, US, ISBN: 0-07-113814-5.
Bayard Emmanuel
Brady III Wade J.
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
RSSE optimization using hardware acceleration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RSSE optimization using hardware acceleration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RSSE optimization using hardware acceleration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3981972