Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2005-05-31
2005-05-31
Pham, Chi (Department: 2663)
Multiplex communications
Pathfinding or routing
Through a circuit switch
Reexamination Certificate
active
06901071
ABSTRACT:
A redundant multi-stage network can be upgraded in a non-stop manner via a bypass and a rewiring phase. The bypass phase involves selecting two adjacent rows as close to the middle of the network as possible thus maximizing the path redundancy and maximizing the number of paths around an upgrade induced fault; creating a bypass and original section by stretching the connections between these two rows, breaking a connection in the bypass section; inserting new nodes into the bypass section by connecting the top and bottom ports of each node in an alternating manner to minimize the node's input and output traffic imbalance; and repeating for all the connections in the bypass section. The rewiring phase involves creating a hole by disconnecting one end of a bypass connections; locating the connection that should be connected to the hole, filling the hole by connecting the other end of this connection to the hole thus minimizing the number of open holes and minimizing the throughput disruption; repeating this for any hole generated in the process; and repeating the rewiring phase for all the remaining connections in the bypass section.
REFERENCES:
patent: 5841775 (1998-11-01), Huang
patent: 6049542 (2000-04-01), Prasad
Cizek et al. “The Tradeoff Betwen Cost and Reliability in Packet Switching MultiSTage Interconnection Networks”. IEEE. Sep. 1992. p. 365-368.*
Agrawal, “Testing and Fault-Tolerance of Multistage Interconnection Networks,” Computer, Apr. 1982, pp. 41-53, vol. 15, No. 4, IEEE, US.
Bhuyan, et. al “Design and Performance of Generalized Interconnection Networks.” IEEE Transactions on Computers, Dec. 1983, pp. 1081-1090, vol. 32, No. 12, IEEE, US.
Blake, et. al “Multistage Interconnection Network Reliability,” IEEE Transactions on Computers, Nov. 1989, pp. 1600-1603, vol. 38, No. 11, IEEE, US.
Chin, et. al “Packet Switching Networks for Multiprocessors and Data Flow Computers,” IEEE Transactions on Computers, Nov. 1984, pp. 991-1003, vol. 33, No. 11, IEEE, US.
Kumar, et. al “Failure Dependent Performance Analysis of a Fault-Tolerant Multistage Interconnection Network,” IEEE Transactions on Computers, Dec. 1989, pp. 1703-1713, vol. 38, No. 12, IEEE, US.
Tzeng, et. al “Realizing Fault-Tolerant Interconnection Network via Chaining,” IEEE Transactions on Computers, Apr. 1988, pp. 458-462, vol. 37, No. 4, IEEE, US.
Varma, et. al “Fault-Tolerant Routing in Multistage Interconnection Networks,” IEEE Transactions on Computers, Mar. 1989, pp. 385-393, vol. 38, No. 3, IEEE, US.
Ferris Derrick W
Pham Chi
LandOfFree
Row upgrade for a scalable switching network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Row upgrade for a scalable switching network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row upgrade for a scalable switching network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3454372