Row decoder for a memory having settable threshold memory cells

Details Row decoder for a memory having settable threshold memory cells Row decoder for a memory having settable threshold memory cells

1995-01-10

1996-10-08

Nguyen, Tan T.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

365203, 36518909, G11C 800

Patent

active

055638422

ABSTRACT:
A memory (1) operative in an erase mode, a program mode, or a read mode includes a memory cell array, word lines (30, 40, 50, 60), a row decoder (9) connected to the word lines, bit lines (2, 4, 6, 8), a precharge circuit (70, 72, 74, 76, 78, 80) connected to the bit lines, a load circuit (22, 23, 24, 25, 26, 27, 28, 29) connected to the bit lines, and a sense circuit (12, 14, 16, 18) connected to the bit lines. The memory array includes both floating gate MOSFET transistors and switch MOSFET transistors arranged in groups associated with respective subsets of word lines and bit lines. Within each group, the sources of the floating gate transistors (32, 34, 42, 44) and switch transistors (35, 45) are commonly connected, the control gates and drains of the floating gate transistors are respectively connected to a unique associated word line (30, 40)--associated bit line (2, 4) pair, and each of the switch transistors has its gate connected to a unique associated word line and its drain connected to a reference line (5). The sense current threshold is set between an amount of current drawn by one ON floating gate transistor and an amount of current drawn by a number of OFF floating gate transistors equal to the number of floating gate transistors within a group connected to a single bit line, minus one.

REFERENCES:
patent: 4366555 (1982-12-01), Hu
patent: 4519076 (1985-05-01), Priel et al.
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4758986 (1988-07-01), Kuo
patent: 4884239 (1989-11-01), Ono et al.
patent: 4903236 (1990-02-01), Nakayama et al.
patent: 4949309 (1990-08-01), Rao
patent: 4996571 (1991-02-01), Kume et al.
patent: 4996668 (1991-02-01), Paterson et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5222040 (1993-06-01), Challa
patent: 5265052 (1993-11-01), D'Arrigo
patent: 5319604 (1994-06-01), Imondi et al.
patent: 5351217 (1994-09-01), Jeon
patent: 5392253 (1995-02-01), Atsumi et al.
patent: 5428577 (1995-06-01), Yumitori et al.
patent: 5432744 (1995-07-01), Nagata
Gill et al, "A 5-Volt Contactless Array 256KBIT Flash EEPROM Technology", 1988, IEEE, pp. 428-431.
Robinson, "Endurance Brightens the Future of Flash", Technological Horizons, Nov. 1988, pp. 167-169.
Wilson et al, "Intel Flash Prices Rock Market", Electronic Engineering Times, Apr. 27, 1992, p. 1 and p. 93.

Affiliated with

Also associated with

Rating

Row decoder for a memory having settable threshold memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Row decoder for a memory having settable threshold memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row decoder for a memory having settable threshold memory cells will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-62494