Row/column decoder circuits for a semiconductor memory device

Details Row/column decoder circuits for a semiconductor memory device Row/column decoder circuits for a semiconductor memory device

1996-12-27

1998-02-10

Nelms, David C.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

365227, G11C 700, G11C 800

Patent

active

057176507

ABSTRACT:
Row/column decoder circuits for a semiconductor memory device. Switching elements are used to separate a main power line from the row decoder circuit to block power from the main power line to the row decoder circuit when a word line is not driven. Therefore, the amount of standby current consumption can be reduced. Also, switching elements are used to separate a main power line from the column decoder circuit to block power from the main power line to the column decoder circuit when a bit line is not selected. Therefore, the amount of standby current consumption can be reduced.

REFERENCES:
patent: 4618784 (1986-10-01), Chappell et al.
patent: 5140557 (1992-08-01), Yoshida
patent: 5373479 (1994-12-01), Noda
patent: 5463583 (1995-10-01), Takashina
patent: 5550504 (1996-08-01), Ogihara

Affiliated with

Also associated with

Rating

Row/column decoder circuits for a semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Row/column decoder circuits for a semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row/column decoder circuits for a semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2083065