Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2005-05-24
2005-05-24
Ngo, Chuong Dinh (Department: 2124)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S497000
Reexamination Certificate
active
06898614
ABSTRACT:
A round off mechanism maintains a mean value of the operand while rounding twos complement binary data. Positive data values are incremented at the first discard bit prior to truncation of the discard bits, as are negative data values having a one within the most significant discard bit and at least one other discard bit. The discard bits are simply truncated for all other negative data values.
REFERENCES:
patent: 4229800 (1980-10-01), Gregorian et al.
patent: 4648058 (1987-03-01), Masumoto
patent: 4977535 (1990-12-01), Birger
patent: 5233605 (1993-08-01), Maher et al.
patent: 5500812 (1996-03-01), Saishi et al.
patent: 5935201 (1999-08-01), Costa et al.
patent: 6055555 (2000-04-01), Boswell et al.
patent: 9110189 (1991-07-01), None
Birru Dagnachew
Koo David
Turkenich Gennady
Koninklijke Philips Electronics , N.V.
Ngo Chuong Dinh
LandOfFree
Round-off algorithm without bias for 2's complement data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Round-off algorithm without bias for 2's complement data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Round-off algorithm without bias for 2's complement data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3429101