Room temperature cryogenic test interface

Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

62514R, 333 99S, G01R 500, F25B 1900

Patent

active

044980469

ABSTRACT:
This interface permits the testing of high speed semiconductor devices (room-temperature chips) by a Josephson junction sampling device (cryogenic chip) without intolerable loss of resolution. The interface comprises a quartz pass-through plug which includes a planar transmission line interconnecting a first chip station, where the cryogenic chip is mounted, and a second chip station, where the semiconductor chip to be tested is temporarily mounted. The pass-through plug has a cemented long half-cylindrical portion and short half-cylindrical portion. The long portion carries the planar transmission line, the ends of which form the first and second chip mounting stations. The short portion completes the cylinder with the long portion for part of its length, where a seal can be achieved, but does not extend over the chip mounting stations. Sealing is by epoxy cement. The pass-through plug is sealed in place in a flange mounted to the chamber wall. The first chip station, with the cryogenic chip attached, extends into the liquid helium reservoir. The second chip station is in the room temperature environment required for semiconductor operation. Proper semiconductor operating temperature is achieved by a heater wire and control thermocouple in the vicinity of each other and the second chip mounting station. Thermal isolation is maintained by vacuum and seals. Connections for power and control, for test result signals, for temperature control and heating, and for vacuum complete the test apparatus.

REFERENCES:
patent: 3560893 (1968-12-01), Wen
patent: 4328530 (1982-05-01), Bajorek et al.
patent: 4328531 (1982-05-01), Nagashima et al.
patent: 4401900 (1984-08-01), Faris
patent: 4441088 (1984-04-01), Anderson
Hamilton, C. A., "High-Speed, Low-Crosstalk Chip Holder for Josephson Integrated Circuits", IEEE Transactions on Instr. & Meas., vol. IM-31, No. 2, Jun. 1982.
J. Claussy et al., "Easily Demountable Elastomer Seal for Cryogenic Applications," Cryogenics, vol. 18, No. 8, Aug. 1978, p. 501.
L. S. Shirshov et al., "1 kA Current Lead-Ins for Superconducting Solenoids Operating in Transportable Dewar Vessel," Instruments and Experimental Techniques, vol. 24, No. 5, Part 2, Sep.-Oct. 1981, pp. 1336-1338, Plenum Publishing Corporation, New York, U.S.
C. A. Hamilton et al., "Analog Measurement Applications for High Speed Josephson Switches," IEE Transactions on Magnetics, vol. Mag. 17, No. 1, Jan., 1981, pp. 577-582.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Room temperature cryogenic test interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Room temperature cryogenic test interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Room temperature cryogenic test interface will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2084446

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.