Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Patent
1994-11-30
1997-07-01
Williams, Howard L.
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
341159, H03M 702, H03M 100
Patent
active
056443129
ABSTRACT:
A MOS ROM architecture which is fast-switching, requires almost no current under static conditions and only small current while switching, does not require a precharge mechanism and exhibits high immunity to electrical noise. A flash converter using this ROM architecture has a "one of" circuit driving a ROM encoder stage. The ROM constitutes a "one-of" to Gray- or modified Gray code encoder, or a "one-of" to binary encoder. Each bit cell in the ROM has a single NMOS transistor with its drain connected to either zero volts (representing logical 0) or to a V.sub.DD supply of, for example, 5 volts (representing logical 1). The transistor's source is connected to the bit line. All bit cell transistor gates for a given ROM address (i.e., location) are driven in parallel by an enable/disable signal. Preferably, the N-channel transistors whose drains are connected to logical 0 are about twice as large as those whose drains are connected to logical 1, to achieve desirable drain-to-source "on" resistance, R.sub.on, and obtain a "low" output voltage when sparkle codes occur. Each bit line is connected to a buffer inverter whose trigger point is scaled to operate with a bit line that can only swing as high as V.sub.DD -V.sub.T (i.e., one threshold voltage below the supply voltage, V.sub.DD) when the bit line is connected to a logical 1. There is high noise immunity because the bit lines are always driven and do not float at high impedance. Static current is drawn only when there is a thermometer code bubble, causing bit cell transistors to contend for control of a bit line. Otherwise, current is needed only during switching.
REFERENCES:
patent: 4644322 (1987-02-01), Fujita
patent: 4764749 (1988-08-01), Machida
patent: 4912470 (1990-03-01), Hosotani et al.
patent: 4958157 (1990-09-01), Miki et al.
patent: 5237326 (1993-08-01), Jeong
patent: 5260706 (1993-11-01), Chung
patent: 5315301 (1994-05-01), Hosotani et al.
patent: 5489905 (1996-02-01), Gross, Jr. et al.
Deevy Kenneth T.
Quinlan Philip
Analog Devices Inc.
Williams Howard L.
LandOfFree
Rom encoder circuit for flash ADC'S with transistor sizing to pr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Rom encoder circuit for flash ADC'S with transistor sizing to pr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rom encoder circuit for flash ADC'S with transistor sizing to pr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-601006