Rom cell for a multiport memory and method

Details Rom cell for a multiport memory and method Rom cell for a multiport memory and method

1995-05-26

1996-08-06

Limanek, Robert P.

Static information storage and retrieval

Interconnection arrangements

365104, 257390, 257776, G11C 1700

Patent

active

055440959

ABSTRACT:
Integrated circuit memory with bitlines which cross each other in multiple place for symmetric capacitives coupling. Also read only memory with differential sense amplifier with an input to each half array of cells. Bits are stored complementarily in the two halves.

REFERENCES:
patent: 4989062 (1991-01-01), Takahashi et al.
patent: 5014110 (1991-05-01), Satoh
patent: 5062077 (1991-10-01), Takashima et al.
patent: 5280443 (1994-01-01), Hidaka et al.

Affiliated with

Also associated with

Rating

Rom cell for a multiport memory and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Rom cell for a multiport memory and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Rom cell for a multiport memory and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2196881