ROM cell array structure

Details ROM cell array structure ROM cell array structure

2011-04-05

2011-04-05

Le, Vu A (Department: 2824)

Static information storage and retrieval

Read only systems

Semiconductive

C365S094000

Reexamination Certificate

active

07920403

ABSTRACT:
A semiconductor memory cell array is disclosed which comprises an elongated continuous active region, a first transistor formed in the elongated continuous active region, the first transistor forming a first single-transistor memory cell, a second transistor also formed in the elongated continuous active region, the second transistor forming a second single-transistor memory cell and being the closest memory cell to the first single-transistor memory cell along the elongated direction, and an isolation gate formed on the elongated continuous active region between the first and second transistor, wherein the isolation gate has substantially the same structure as gates of the first and second transistor, and is supplied with a predetermined voltage to shut off any active current across a section of the elongated continuous active region beneath the isolation gate.

REFERENCES:
patent: 7701034 (2010-04-01), Chuang et al.
patent: 2006/0128110 (2006-06-01), Adachi et al.
patent: 2006/0175679 (2006-08-01), Amishiro et al.

Affiliated with

Also associated with

Rating

ROM cell array structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ROM cell array structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ROM cell array structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2684921