Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2008-05-22
2009-10-27
Blum, David S (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S607000, C257SE21400, C257SE21605
Reexamination Certificate
active
07608908
ABSTRACT:
Higher voltage device isolation structures (40, 60, 70, 80, 90, 90′) are provided for semiconductor integrated circuits having strongly doped buried layers (24, 24″). One or more dielectric lined deep isolation trenches (27, 27′, 27″, 27′″) separates adjacent device regions (411, 412; 611, 612; 711, 712; 811, 812; 911, 912). Electrical breakdown (BVdss) between the device regions (411, 412; 611, 612; 711, 712; 811, 812; 911, 912) and the oppositely doped substrate (22, 22″) is found to occur preferentially where the buried layer (24, 24″) intersects the dielectric sidewalls (273, 274; 273′, 274′; 273″, 274″) of the trench (27, 27′, 27″, 27′″). The breakdown voltage (BVdss) is increased by providing a more lightly doped region (42, 42″, 62, 72, 82) of the same conductivity type as the buried layer (24, 24″), underlying the buried layer (24, 24″) at the trench sidewalls (273, 274; 273′, 274′; 273″, 274″). The more lightly doped region's (42, 42″, 62, 72, 82) dopant concentration is desirably 1E4 to 2E2 times less than the buried layer (24, 24″) and it extends substantially entirely beneath the buried layer (24, 24″) or to a distance (724, 824) extending about 0.5 to 2.0 micro-meters from the trench sidewall (273, 274; 273′, 274′; 273″, 274″). In a preferred embodiment, the trench (27, 27′) is split into two portions (271, 272; 271′, 272′) with the semiconductor therein (475, 675, 775, 875) ohmically coupled to the substrate (22).
REFERENCES:
patent: 5436179 (1995-07-01), Erdejac et al.
patent: 6110797 (2000-08-01), Perry et al.
patent: 6399449 (2002-06-01), Matsumoto
patent: 6734524 (2004-05-01), Parthasarathy et al.
patent: 6888196 (2005-05-01), Kobayashi
patent: 2002/0081809 (2002-06-01), Pinto et al.
patent: 2005/0189585 (2005-09-01), Jones
patent: 2006/0043474 (2006-03-01), Kinzer et al.
patent: 2008/0303081 (2008-12-01), Hshieh
patent: 0949684 (1999-10-01), None
Kawai, F., et al., Multi-Voltage SOI-BiCDMOS for 14V and 42V Automotive Applications, Proceedings of 2004 International Symposium on Power Semiconductor Devices & ICs, Kitakyushu, pp. 165-168.
Bose Amitava
Butner Michael C.
Grote Bernhard H.
Khan Tahir A.
Khemka Vishnu
Blum David S
Freescale Semiconductor Inc.
Ingrassia Fisher & Lorenz P.C.
LandOfFree
Robust deep trench isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Robust deep trench isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Robust deep trench isolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4088985