Electrical computers and digital processing systems: processing – Processing architecture – Superscalar
Reexamination Certificate
2002-01-31
2009-06-30
Donaghue, Larry (Department: 2154)
Electrical computers and digital processing systems: processing
Processing architecture
Superscalar
C712S228000
Reexamination Certificate
active
07555631
ABSTRACT:
A register system for a data processor which operates in a plurality of modes. The register system provides multiple, identical banks of register sets, the data processor controlling access such that instructions and processes need not specify any given bank. An integer register set includes first (RA[23:0]) and second (RA[31:24]) subsets, and a shadow subset (RT[31:24]). While the data processor is in a first mode, instructions access the first and second subsets. While the data processor is in a second mode, instructions may access the first subset, but any attempts to access the second subset are re-routed to the shadow subset instead, transparently to the instructions, allowing system routines to seemingly use the second subset without having to save and restore data which user routines have written to the second subset. A re-typable register set provides integer width data and floating point width data in response to integer instructions and floating point instructions, respectively. Boolean comparison instructions specify particular integer or floating point registers for source data to be compared, and specify a particular Boolean register for the result, so there are no dedicated, fixed-location status flags. Boolean combinational instructions combine specified Boolean registers, for performing complex Boolean comparisons without intervening conditional branch instructions, to minimize pipeline disruption.
REFERENCES:
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4212076 (1980-07-01), Conners
patent: 4626989 (1986-12-01), Torii
patent: 4675806 (1987-06-01), Uchida
patent: 4722049 (1988-01-01), Lahti
patent: 4807115 (1989-02-01), Torng
patent: 4926323 (1990-05-01), Baror et al.
patent: 4980817 (1990-12-01), Fossum et al.
patent: 5093783 (1992-03-01), Kitada
patent: 5125092 (1992-06-01), Prener
patent: 5133077 (1992-07-01), Karne et al.
patent: 5179689 (1993-01-01), Leach et al.
patent: 5201056 (1993-04-01), Daniel et al.
patent: 5214786 (1993-05-01), Watanabe et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5241636 (1993-08-01), Kohn
patent: 5249286 (1993-09-01), Alpert et al.
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5560035 (1996-09-01), Garg et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5617554 (1997-04-01), Alpert et al.
patent: 5625837 (1997-04-01), Popescu et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5682546 (1997-10-01), Garg et al.
patent: 5708841 (1998-01-01), Popescu et al.
patent: 5745375 (1998-04-01), Reinhardt et al.
patent: 5768575 (1998-06-01), McFarland et al.
patent: 5797025 (1998-08-01), Popescu et al.
patent: 5802605 (1998-09-01), Alpert et al.
patent: 5819101 (1998-10-01), Peleg et al.
patent: 5832293 (1998-11-01), Popescu et al.
patent: 5838986 (1998-11-01), Garg et al.
patent: 5881275 (1999-03-01), Peleg et al.
patent: 6044449 (2000-03-01), Garg et al.
patent: 6249856 (2001-06-01), Garg et al.
patent: 6385634 (2002-05-01), Peleg et al.
patent: 6418529 (2002-07-01), Roussel
patent: 2001/0034823 (2001-10-01), Garg et al.
patent: 0 170 284 (1986-02-01), None
patent: 0 213 843 (1987-03-01), None
patent: 0 213 843 (1987-03-01), None
patent: 0 241 909 (1987-10-01), None
patent: 0 454 636 (1991-10-01), None
patent: 2 190 521 (1987-11-01), None
patent: 57-57345 (1982-04-01), None
patent: A-61-40650 (1986-02-01), None
patent: A-60-144830 (1986-07-01), None
patent: A-62-242243 (1987-10-01), None
patent: 63-192135 (1988-08-01), None
patent: A-1-142831 (1989-06-01), None
patent: A-1-199233 (1989-08-01), None
patent: A-2-118757 (1990-05-01), None
patent: 2-211534 (1990-08-01), None
patent: 2-226342 (1990-09-01), None
patent: A-2-224025 (1990-09-01), None
patent: 3-35324 (1991-02-01), None
patent: 5-197544 (1993-08-01), None
Patent Abstracts of Japan, Publication No. 57-057345, English Language Abstract for JP Patent Application No. 55-132633 (Document AK3), Apr. 6, 1982.
Patent Abstracts of Japan, Publication No. 02-226342, English Language Abstract for JP Patent Application No. 02-001127 (Document AL3), Sep. 7, 1990.
Patent Abstracts of Japan, Publication No. 02-211534, English Language Abstract for JP Patent Application No. 01-031652 (Document AM3), Aug. 22, 1990.
U.S. Appl. No. 07/259,345, filed Oct. 18, 1988, Barbour.
Patent Abstracts of Japan, Publication No. 02-226342, English Language Abstract for JP Patent Application No. 02-001127, (1 page).
Patent Abstracts of Japan, Publication No. 62-242243, English Language Abstract for JP Patent Application No. 61-085442, (2 pages).
English Language Abstract for JP Patent Publication No. 1-142831, (1 page).
English Language Abstract for JP Patent Publication No. No. 1-199233.
Patent Abstracts of Japan, Publication No. 60-144830, English Language Abstract for JP Patent Application No. 59-000424, (2 pages).
Patent Abstracts of Japan, Publication No. 61-40650, English Language Abstract for JP Patent Application No. 59-163061, (1 page).
Patent Abstracts of Japan, Publication No. 2-118757, English Language Abstract for JP Patent Application No. 63-271010, (2 pages).
Patent Abstracts of Japan, Publication No. 2-224025, English Language Abstract for JP Patent Application No. 01-270136, (1 page).
Patent Abstracts of Japan, Publication No. 02-211534, English Language Abstract for JP Patent Application No. 01-031652, (2 pages).
Patent Abstracts of Japan, Publication No. 57-057345, English Language Abstract for JP Patent Application No. 55-132633, (2 pages).
English Language Abstract for JP Patent Publication No. 3-35324, (1 page).
Japanese language copy of the Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 5-502403, dated Jul. 22, 2003 (10 pages).
Japanese language copy of the Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 5-502403, dated Mar. 2, 2004 (9 pages).
Japanese language copy of the Notice of Rejection and the English language translation, issued by the Japanese Patent Office in Appl. No. 2004-010369, dated Jun. 1, 2005 (9 pages).
Acosta, R. D. et al., “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors,”IEEE Transactions On Computers, IEEE, vol. C-35, No. 9, Sep. 1986, pp. 815-828.
Adams, R.G. et al., “Utilising low level parallelism in general purpose code: the HARP project,” Microprocessing and Microprogramming, Elsevier Science Publishers, B.V., vol. 29, No. 3, Oct. 1990, pp. 137-149.
Agerwala, T. and Cocke, J., A High Performance Reduced Instruction Set Processors, IBM Research Division, Mar. 31, 1987, pp. 1-61.
Aiken, A. and Nicolau, A., “Perfect Pipelining: A New Loop Parallelization Technique*,” ESOP '88, 2nd European Symposium on Programming, Springer, ISBN 3-540-19027-9, 1988, pp. 221-235.
Albert, A.J., “User Configurable Local Storage Registers,” IBM Technical Disclosure Bulletin, IBM, vol. 18, No. 12, May 1976, pp. 3971-3975.
Birman, M. et al., “Design of a High-Speed Arithmetic Datapath,” Proceedings 1988 IEEE International Conference on Computer Design: VLSI in Computers & Processors, IEEE, Oct. 3-5, 1988, pp. 214-216.
Charlesworth, A.E., “An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family,” Computer, IEEE, vol. 14, Sep. 1981, pp. 18-27.
Colwell, R.P. et al., “A VLIW Architecture for a Trace Scheduling Compiler,” Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, ACM, Oct. 1987, pp. 180-192.
Foster, C.C. and Riseman, E.M., “Percolation of Code to Enhance Parallel Dispatching and Execution,” IEEE Trans. On Computers, IEEE, Dec. 1971, pp. 1411-1415.
Goodman, J.R. and Hsu, W., “Code Scheduling and Register Allocation in Large Basic Blocks,” Proceedings of the 2nd
Chen Sho Long
Garg Sanjiv
Lentz Derek J.
Nguyen Le Trong
Donaghue Larry
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
RISC microprocessor architecture implementing multiple typed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with RISC microprocessor architecture implementing multiple typed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and RISC microprocessor architecture implementing multiple typed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4054180