Electric power conversion systems – Current conversion – Including automatic or integral protection means
Reexamination Certificate
2001-12-14
2003-07-15
Berhane, Adolf D. (Department: 2838)
Electric power conversion systems
Current conversion
Including automatic or integral protection means
C363S065000
Reexamination Certificate
active
06594163
ABSTRACT:
FIELD OF THE INVENTION
The present invention is generally related to a parallelable power supply, and more particularly the present invention is directed to an isolation device for a parallelable power supply, which is agreeable to isolate the parallelable power supply from a reverse current when a reverse current is induced at the voltage output terminal of the parallelable power supply.
DESCRIPTION OF THE PRIOR ART
For the purpose of increasing the output power and promoting the reliability for a power supply system, it is desirable to connect two or more parallelable power supplies in parallel to provide a combined output power supply to a load. As shown in
FIG. 1
, the parallelized power supply system consists of two parallelable power supplies
11
and
12
, each of which is connected in parallel by a voltage bus
13
and provides a combined power output to a load
16
. The advantage of the parallelized power supply system of
FIG. 1
is that in case one parallelable power supply is failed to supply power, the other one can continuously supply power without affecting the operation of the other electronic circuits in the parallelized power supply system.
However, when two or more parallelable power supplies are connected in parallel to supply combined power, and if one parallelable power supply provides an output voltage with a voltage level lower than the voltage level for which the other parallelable power supplies can provide, or one parallelable power supply is failed, an unwanted reverse current will be induced to flow into the defective parallelable power supply, so that the defective parallelable power supply behaves as a load for other parallelable power supplies. Regarding the defective parallelable power supply, its output becomes a load, which will cause a grave damage to the whole parallelized power supply system.
For the sake of averting the reverse current from flowing into the defective parallelable power supply, an isolation device is required to connect between the voltage output terminal of the parallelable power supply and the voltage bus
13
for isolating the parallelable power supply from the unwanted reverse current. In
FIG. 1
, two diodes
14
and
15
which are respectively placed between the voltage output terminal (not shown) of the parallelable power supplies
11
and
12
and the voltage bus
13
are taken as isolation devices for the parallelable power supplies
11
and
12
. As well known in the art, the diode is substantially a unidirectional rectifying circuit. When a forward-biased voltage is applied to the diode, the diode will turn on and a forward current will be induced to flow from the anode to the cathode of the diode; on the contrary, when a reverse-biased voltage is applied to the diode, the diode will turn off instantaneously. Considering the particular electric features of the diode, it is found that the diode is quite suitable to be applied for isolating the reverse current from the parallelable power supply.
Unfortunately, the prior art of placing diode in the parallelized power supply system to prevent the reverse current will inevitably bring about some unconquerable problems. The major problem encountered by the prior art is that when the current flows through the P-N junction of the diode, a considerable power loss will be produced. In view of the foregoing problems, taking a transistor such as a field effect transistor (FET) to replace the diodes as the isolation device to prevent the reverse current for the parallelable power supply will reduce the power loss in the parallelized power supply system and enhance the overall efficiency of the parallelized power supply system.
Nonetheless, the known FET is a bi-directional circuit, and the fundamentals for turning on and off the FET is not as simple as the diode. Therefore, if it is intended to use the FET as the isolation device for preventing the reverse current from flowing into the parallelable power supply, a high speed and high accuracy control circuit must be provided to control the FET to turn on when a forward current flows out of the parallelable power supply and control the FET to turn off when a reverse current flows into the parallelable power supply.
It is highly desirable to provide an isolation device which can rapidly and precisely prevent the reverse current from flowing into the parallelable power supply, while can address the problem of significant power loss encountered by the prior art of using diode as an isolation device for the parallelable power supply.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide an isolation device adapted for a parallelable power supply which can rapidly and precisely prevent a reverse current from flowing into the parallelable power supply under the circumstances of low power loss.
It is a further object of the present invention to provide an isolation device for use in a parallelized power supply system for preventing a reverse current from flowing into one of the parallelable power supplies, in which the parallelized power supply system is constructed from a plurality of parallelable power supplies connected in parallel by a voltage bus.
According to a first preferred embodiment of the present invention, an isolation device for protecting the parallelable power supply from a reverse current flowing from a load to the parallelable power supply includes a transistor having a first terminal connected to an output voltage terminal of the parallelable power supply and a second terminal connected to the load, and a transistor control circuit for driving the transistor to turn on when a forward current flows from the parallelable power supply into the load and driving the transistor to turn off when a reverse current flows from the load into the parallelable power supply.
The transistor is preferably embodied in a field effect transistor (FET), and the aforementioned transistor control circuit further comprises a voltage comparator circuit including a comparator for comparing an output voltage of the parallelable power supply with an external voltage of the parallelable power supply and in response thereto, outputs a first control signal; a duty comparator circuit including a comparator for comparing a voltage representing an output duty of the transformer of the parallelable power supply with a reference voltage and in response thereto, outputs a second control signal; and a transistor driving circuit for performing a logic AND operation with the first control signal and the second control signal for driving the transistor to turn on or off in response to a result of the logic AND operation, so as to disallow a reverse current to flow into the parallelable power supply.
In addition, in the first preferred embodiment of the present invention, the transistor control circuit further comprises an auxiliary circuit for preventing a reverse current from flowing into the parallelable power supply when the parallelable power supply is short-circuited. The auxiliary circuit is constructed of a memory element, for example, a capacitor, which memorizes the output voltage level of the parallelable power supply and discharging the electric energy stored therein to an inverting input terminal of the comparator of the voltage comparator circuit when the parallelable power supply is short-circuited, and a voltage switch, for example, a diode, for being controlled by the memory element to establish a discharge loop for the memory element to discharge the electric energy stored therein to an inverting input terminal of the comparator of the voltage comparator circuit, thereby driving the comparator of the voltage comparator circuit to turn the transistor off.
An alternative circuit topology for the above-described auxiliary circuit is provided with a second embodiment of the present invention. The auxiliary circuit according to the second embodiment of the present invention is constructed of a memory element, for example, a capacitor, which memorizes the output voltage level of the parallelable power supply
Berhane Adolf D.
Delta Electronics , Inc.
Mathews, Collins, Shepherd and McKay, P.A.
LandOfFree
Reverse load current isolation circuit for parallelable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reverse load current isolation circuit for parallelable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reverse load current isolation circuit for parallelable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3048728