Retiming circuits for phase-locked loops

Details Retiming circuits for phase-locked loops Retiming circuits for phase-locked loops

2007-06-12

2007-06-12

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S090000, C327S099000, C327S159000

Reexamination Certificate

active

10973757

ABSTRACT:
Circuits and methods for retiming a frequency-divided clock are provided. A first sampling circuit samples the frequency-divided clock with a rising edge of a sampling clock. A second sampling circuit samples the frequency-divided clock with a falling edge of the sampling clock. A multiplexer in communication with the first and second sampling circuits selects one of the samples as a retimed version of the frequency-divided clock. The particular sample selected is preferably the sample less likely to produce an erroneous retimed version of the frequency-divided clock.

REFERENCES:
patent: 6542017 (2003-04-01), Manganaro
patent: 6597229 (2003-07-01), Koyata et al.
patent: 6861881 (2005-03-01), Neravetla et al.
patent: 6864722 (2005-03-01), Adkisson

Affiliated with

Also associated with

Rating

Retiming circuits for phase-locked loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Retiming circuits for phase-locked loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Retiming circuits for phase-locked loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3826115