Resynthesis method for significant delay reduction

Details Resynthesis method for significant delay reduction Resynthesis method for significant delay reduction

1998-01-21

2000-08-29

Lintz, Paul R.

Signals and indicators

Ship's telegraphs

716 10, G06F 1750

Patent

active

061092010

ABSTRACT:
Integrated circuit chips (IC's) require proper placement of many cells (groups of circuit components) and complex routing of wires to connect the cells. Designing of the IC's require meeting real-world constraints one of which is the performance of the IC, or the period of time required by the integrated circuit to produce the output signals from the time the input signals are available. Typically, the performance of an integrated circuit is determined by the slowest path of the signals, called the critical path. The critical path is usually only a small portion of the IC. The present invention discloses a method and apparatus for transforming the circuits comprising the critical path, thereby increasing the performance of the entire IC. The transformation is performed by segmenting, or blocking, the cells which make up the critical path. Then, each block is transformed, or replaced, with a resynthesized circuit to which both the digital 0 and digital 1 values are provided. The critical path is defined by the fact that the delay at each block is accumulated because each block has to wait for the output signal of the preceding block to use as its input signal. After the resynthesis of the blocks, none of the blocks need to wait for the output signal of its preceding block because each of the resynthesized blocks has the output for all possible inputs values (0 and 1). Thus, the signal delay at each block is not accumulated; rather, the only accumulated delay is the delay of the multiplexors used to select the correct output. The result is a dramatically reduced critical path delay.

REFERENCES:
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5396435 (1995-03-01), Ginetti
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5666290 (1997-09-01), Li et al.
patent: 5726902 (1998-03-01), Mahmood et al.
patent: 5751596 (1998-05-01), Ginetti et al.
patent: 5764525 (1998-06-01), Mahmood et al.
patent: 5801958 (1998-09-01), Dangelo et al.
patent: 5854752 (1998-12-01), Agarwal
Saldanha, A.; Brayton, R.K.; Sangiovanni-Vincentelli, A.L., Circuit Structure Relations to Redundancy and Delay, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction on, pp. 875-883, Jul. 1994.
Chen, H.C.-C; DU,D.H.-C.; Liu, L.-R., Critical Path Selection For Performance Optimization, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, pp. 185-195, Feb. 1993.
Yoshikawa, Ko et al., Timing Optimization on Mapped Circuits, Proceedings of the 28th conference on ACM/IEEE Design Automation Conference, pp. 112-117, Jul. 1991.
Keutzer, Kurt et al., Is Redundancy Necessary to Reduce Delay, IEEE Transaction On Computer-Aided Design, pp. 427-435, Apr. 1991.
Nishio, S. et al. Incremental Timing Optimization During Multiple Stages of Logic Synthesis, ASIC Conference and Exhibit, 1991. Proceedings., Fourth Annual IEEE International, pp. P13-1.1-P13-1.4, Sep. 1991.

Affiliated with

Also associated with

Rating

Resynthesis method for significant delay reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Resynthesis method for significant delay reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resynthesis method for significant delay reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1238050