Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2009-08-08
2011-12-27
Cho, Hong (Department: 2467)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S418000
Reexamination Certificate
active
08085801
ABSTRACT:
A circuit includes queue buffers, a bid masking circuit, and a priority selection circuit. Each of the queue buffers carries packets of a respective message class selected from a set of message classes and asserts a respective bid signal indicating that the queue buffer carries a packet that is available for transmission. The bid masking circuit produces a masked vector of bid signals by selectively masking one or more of the bid signals asserted by the queue buffers based on credit available to transmit the packets and on cyclical masking of one or more of the bid signals asserted by ones of the queue buffers selected for packet transmission. The priority selection circuit selects respective ones of the queue buffers from which packets are transmitted based on the masked vector of bid signals produced by the bid masking circuit.
REFERENCES:
patent: 5835491 (1998-11-01), Davis
patent: 6073199 (2000-06-01), Cohen et al.
patent: 6744728 (2004-06-01), Chung
patent: 6912225 (2005-06-01), Kohzuki
patent: 6992984 (2006-01-01), Gu
patent: 7263097 (2007-08-01), Ornes
patent: 7327749 (2008-02-01), Mott
patent: 7474668 (2009-01-01), Bauman et al.
patent: 7623519 (2009-11-01), Tornetta
patent: 7817653 (2010-10-01), Brueggen
patent: 2002/0085578 (2002-07-01), Dell
patent: 2003/0005239 (2003-01-01), Dover
patent: 2003/0018845 (2003-01-01), Janzen
patent: 2003/0182513 (2003-09-01), Dodd
patent: 2005/0172091 (2005-08-01), Rotithor
patent: 2006/0140191 (2006-06-01), Naik
patent: 2008/0107105 (2008-05-01), Reilly et al.
patent: 2008/0151894 (2008-06-01), Maiyuran et al.
patent: 2008/0159145 (2008-07-01), Muthukrishnan
patent: 2008/0162760 (2008-07-01), Jacob
patent: 2008/0263239 (2008-10-01), Brueggen
patent: 2009/0103444 (2009-04-01), Khatri
patent: 2009/0172806 (2009-07-01), Natu
“An Introduction to the Intel® QuickPath Interconnect,” Intel Corporation, Jan. 2009.
Aad J. van der Steen, “Overview of recent supercomputers,” NCF/HPC Research, Aug. 2008.
Todd Langley et al., “Introduction to Intel® Architecture—The Basics,” Intel Corporation, Jan. 2009.
“Intel® QuickPath Architecture,” White Paper, Intel Corporation, Apr. 2008.
Cho Hong
Hewlett--Packard Development Company, L.P.
LandOfFree
Resource arbitration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Resource arbitration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resource arbitration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4308427