Resistor ladder interpolation for subranging ADC

Details Resistor ladder interpolation for subranging ADC Resistor ladder interpolation for subranging ADC

2007-03-13

2007-03-13

Nguyen, Linh V. (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000

Reexamination Certificate

active

11084236

ABSTRACT:
An analog to digital converter includes a resistive ladder outputting a plurality of reference voltages and a coarse ADC receiving the reference voltages and a voltage input. A plurality of coarse comparators receive an output of the coarse ADC. A switch matrix receives an output of the coarse ADC and the reference voltages. The switch matrix inputs a plurality of control signals for selecting at least two voltage subranges. A fine ADC receives the two voltage subranges and the voltage input. A plurality of fine comparators receive an output of the fine ADC. An encoder converts outputs of the coarse and fine comparators to a digital representation of the voltage input. The voltage subranges are adjacent. Each control signal includes a plurality of control lines for controlling corresponding switches. The switches are field effect transistors.

REFERENCES:
patent: 3697978 (1972-10-01), Prill
patent: 3846712 (1974-11-01), Kiko
patent: 4507649 (1985-03-01), Dingwall et al.
patent: 4959563 (1990-09-01), Schenck
patent: 5006727 (1991-04-01), Ragosch et al.
patent: 5118971 (1992-06-01), Schenck
patent: 5157397 (1992-10-01), Vernon
patent: 5191336 (1993-03-01), Stephenson
patent: 5302869 (1994-04-01), Hosotani et al.
patent: 5422642 (1995-06-01), Chung et al.
patent: 5471210 (1995-11-01), Wingender et al.
patent: 5554943 (1996-09-01), Moreland
patent: 5581255 (1996-12-01), Hsu
patent: 5682163 (1997-10-01), Hsu
patent: 5726653 (1998-03-01), Hsu et al.
patent: 5745067 (1998-04-01), Chou et al.
patent: 5867116 (1999-02-01), Nakamura et al.
patent: 5923277 (1999-07-01), Takeda
patent: 5973632 (1999-10-01), Tai
patent: 6091352 (2000-07-01), Morisson
patent: 6169502 (2001-01-01), Johnson et al.
patent: 6246352 (2001-06-01), Fattaruso et al.
patent: 6259745 (2001-07-01), Chan
patent: 6346902 (2002-02-01), Venes et al.
patent: 6459400 (2002-10-01), Steinbach
patent: 6489913 (2002-12-01), Hansen et al.
patent: 6518898 (2003-02-01), Choksi
patent: 6583747 (2003-06-01), van der Goes et al.
patent: 6590518 (2003-07-01), Taft
patent: 6628224 (2003-09-01), Mulder et al.
patent: 6697005 (2004-02-01), Mulder
patent: 6784818 (2004-08-01), Mulder
patent: 2005/0162299 (2005-07-01), Mulder
Cho, T.B. and Gray, P.R., “A 10 b, 20 Msamples/s, 35 mW Pipeline A/D Converter,” IEEE Journal of Solid-State Circuits, IEEE, vol. 30, No. 3, Mar. 1995, pp. 166-172.
Choe, M.-J. et al., “A 13-b 40-Msamples/s CMOS Pipelined Folding ADC with Background Offset Trimming,” IEEE Journal of Solid-State Circuits, IEEE, vol. 35, No. 12, Dec. 2000, pp. 1781-1790.
Choi, M. and Abidi, A., “A 6-b 1.3-Gsample/s A/D Converter in 0.35-μ CMOS,” IEEE Journal of Solid-State Circuits, IEEE, vol. 36, No. 12, Dec. 2001, pp. 1847-1858.
Dingwall et al., “An 8-MHz CMOS Subranging 8-Bit A/D Converter,”IEEE Journal of Solid-State Circuits, vol. SC-20, No. 6, Dec. 1985, pp. 1138-1143.
Flynn, M. and Sheahan, B., “A 400-Msample/s, 6-b CMOS Folding and Interpolating ADC,” IEEE Journal of Solid-State Circuits, IEEE, vol. 33, No. 12, Dec. 1998, pp. 1932-1938.
Geelen, G., “A 6b.1.1 GSample/s CMOS A/D Converter,” IEEE International Solid-State Circuits Conference, IEEE, 2001, pp. 128-129 and 438. No month.
Hoogzaad, G. and Roovers, R., “A 65-mW, 10-bit, 40-Msample/s BiCMOS Nyquist ADC in 0.8 mm*,” IEEE Journal of Solid-State Circuits, IEEE, vol. 34, No. 12, Dec. 1999, pp. 1796-1802.
Hosotani, S. et al., “An 8-bit 20-MS/s CMOS A/D Converter with 50-mW Power Consumption,” IEEE Journal of Solid-State Circuits, IEEE, vol. 25, No. 1, Feb. 1990, pp. 167-172.
Ingino, J. and Wooley, B., “a Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converter,”IEEE Journal of Solid-State Circuits, IEEE, vol. 33, No. 12, Dec. 1998, pp. 1920-1931.
Ito, M. et al., “A 10 bit 20 MS/s 3 V Supply CMOS A/D Converter,” IEEE Journal of Solid-State Circuits, IEEE, vol. 29, No. 12, Dec. 1994, pp. 1531-1536.
Kattman, K. and Barrow, J., “A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters,” IEEE International Solid-State Conference, IEEE, 1991, pp. 170-171. No month.
Kusumoto, K. et al., “A 10b 20-MHz 30-mW Pipelined Interpolating CMOS ADC,” IEEE Journal of Solid-State Circuits, IEEE, vol. 28, No. 12, Dec. 1993, pp. 1200-1206.
Lewis, S. et al., “A 10-b 20-Msample/s Analog-to-Digital Converter,” IEEE Journal of Solid-State Circuits, IEEE, vol. 27, No. 3, Mar. 1992, pp. 351-358.
Mehr, I. and Singer, L., “A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC,” IEEE Journal of Solid-State Circuits, IEEE, vol. 35, No. 3, Mar. 2000, pp. 318-325.
Miyazaki et al., ISSCC 2002/Session 10/High-Speed ADCs/10.5, “A 16mW 30MSample/s 10b Pipelined A/D Converter using a Pseudo-Differential Architecture,” Feb. 5, 2002, 3 pgs.
Nagaraj, K. et al., “A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D Converter in a 0.25-μm Digital CMOS,” IEEE Journal of Solid-State Circuits, IEEE, vol. 35, No. 12, dec. 2000, pp. 1760-1768.
Nagaraj, K. et al., “Efficient 6-Bit A/D Converter Using a 1-Bit Folding Front End,” IEEE Journal of Solid-State Circuits, IEEE, vol. 34, No. 8, Aug. 1999, pp. 1056-1062.
Nauta, B. and Venes, A., “A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter,” IEEE Journal of Solid-State Circuits, IEEE, vol. 30, No. 12, Dec. 1995, pp. 1302-1308.
Pan, H. et al., “A 3.3-V 12-b 50-MS/s A/D Converter in 0.6-μm CMOS with over 80-dB SFDR,” IEEE Journal of Soid-State Circuits, IEEE, vol. 35, No. 12, Dec. 2000, pp. 1769-1780.
Song, W-C. et al., “A 10-B 20-Msample/s Low-Power CMOS ADC,” IEEE Journal of Solid-State Circuits, IEEE, vol. 30, No. 5, May 1995, pp. 514-521.
Sumanen, L. et al., “A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter,” IEEE Journal of Solid-State Circuits, IEEE, vol. 36, No. 7, Jul. 2001, pp. 1048-1055.
Taft, R.C. and Tursi, M.R., “A 100-MS/s 8-b CMOS Subranging ADC with Sustained Parametric Performance from 3.8 V Down to 2.2 V,” IEEE Journal of Solid-State Circuits, IEEE, vol. 36, No. 3, Mar. 2001, pp. 331-338.
van der Ploeg, H. and Remmers, R., “A 3.3 V, 10-b 25-Msample/s Two-Step ADC in 0.35-μm CMOS,” IEEE Journal of Solid-State Circuits, IEEE, vol. 34, No. 12, Dec. 1999, pp. 1803-1811.
van der Ploeg, H. et al., “A 2.5-V 12-b 54-Msample/s 0.25-<m CMOS ADC in 1-mm<With Mixed-Signal Chopping and Calibration,” IEEE Journal of Solid-State Circuits, IEEE, vol. 36, No. 12, Dec. 2001, pp. 1859-1867.
Vorenkamp. P. and Roovers, R., “A 12-b, 60-Msample/s Cascaded Folding and Interpolating ADC,” IEEE Journal of Solid-State Circuits, IEEE, vol. 32, No. 12, Dec. 1997, pp. 1876-1886.
Wang, Y-T. and Razavi, B., “An 8-bit 150-MHz CMOS A/D Converter,” IEEE Journal of Solid-State Circuits, IEEE, vol. 35, No. 3, Mar. 2000, pp. 308-317.
Yotsuyanagi, M. et al., “A 2 V, 10 b, 20 Msample/s, Mixed-Mode Subranging CMOS A/D Converter,” IEEE Journal of Solid-State Circuits, IEEE, vol. 30, No. 12, Dec. 1995, pp. 1533-1537.
Yu, P.C. and Lee, H-S., “A 2.5-V, 12-b, 5-Msample/s Pipelined CMOS ADC,” IEEE Journal of Solid-State Circuits, IEEE, vol. 31, No. 12, Dec. 1996, pp. 1854-1861.

Affiliated with

Also associated with

Rating

Resistor ladder interpolation for subranging ADC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Resistor ladder interpolation for subranging ADC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resistor ladder interpolation for subranging ADC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3771507