Resin-sealed semiconductor device, circuit member used for...

Active solid-state devices (e.g. – transistors – solid-state diode – Encapsulated

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S735000, C257S672000

Reexamination Certificate

active

06828688

ABSTRACT:

TECHNICAL FIELD
The present invention relates to a resin-encapsulated package (hereinafter referred to simply as “plastic package”) formed by sealing a semiconductor IC chip in a plastic molding. More particularly, the present invention relates to a plastic package having a small size and facilitating package mounting work, a lead member for the plastic package, and a method of fabricating the lead member.
BACKGROUND ART
Recently, the level of integration of semiconductor IC chips has progressively risen, techniques for device miniaturization have advanced and abilities of electronic equipment have been enhanced, and the miniaturization of semiconductor IC chips is the trend of the times. As represented by the development of ASICs, further increase in the number of components per chip and further improvement in performance are desired.
Activities for the development of plastic packages employing a lead frame trend from those for the development of surface-mount packages, such as SOJ packages (small outline J-leaded packages) and QFPs (quad flat packages), via those for the development and miniaturization of thin, small plastic packages, such as TSOPs (thin small outline packages) toward those for the development of LOC packages (lead-on-chip packages) to improve packaging efficiency through the three-dimensional arrangement of components in a package.
Further increase in the number of pins, further thickness reduction and further miniaturization have been required of plastic packages in addition to increase in the number of components and functional enhancement. A limit for the miniaturization of the conventional packages has come into view due to restrictions on the arrangement of leads around chips.
DISCLOSURE OF THE INVENTION
The present invention has been made under such circumstances to miniaturize a plastic package by increasing the ratio of the size of a semiconductor IC chip to the package size of the plastic package including the semiconductor IC chip and to provide a plastic package requiring a small area on a wiring board to increase plastic package mounting density on a wiring board.
According to the present invention, a plastic package having terminals including some exposed terminals includes: a semiconductor IC chip sealed in a resin molding, and a lead member having an arrangement of a plurality of discrete terminal sections; wherein each of the terminal sections has inner terminal parts to be electrically connected to terminals of the semiconductor IC chip, outer terminal parts to be connected to external circuits, and connecting parts interconnecting the inner and the outer terminal parts, the inner and the outer terminal parts are formed such that the contact surfaces of the inner terminal parts and those of the outer terminal parts face toward opposite directions, respectively, the inner terminal parts and the connecting parts are thin, and the outer terminal parts are thick, the contact surfaces of the inner terminal parts of the terminal sections are flush with each other, a terminal-side surface of the semiconductor IC chip on the side of the terminals faces a surface of the lead member on the side of the contact surfaces of the inner terminal parts, the terminals of the semiconductor IC chip are joined to or in contact with the contact surfaces of the inner terminal parts of the lead member, and the terminals of the semiconductor IC chip are connected electrically to the inner terminal parts of the lead member.
In the plastic package, the terminals of the semiconductor IC chip are provided with protruding electrodes, and the protruding electrodes are joined to or in contact with the contact surfaces of the inner terminal parts.
In the plastic package, the contact surfaces of the inner terminal parts are coated with connecting plated metal layers, respectively, and the terminals of the semiconductor IC chip and the inner terminal parts of the lead member are connected electrically through the plated metal layers, respectively.
In the plastic package, the plated metal layers are at least plated solder layers, plated gold layers, plated silver layers or plated palladium layers.
In the plastic package, the plated metal layers are formed on only parts of the contact surfaces of the inner terminal parts facing the terminals of the semiconductor IC chip.
In the plastic package, the contact surfaces of the inner terminal parts are coated with a conductive paste layer, the terminals of the semiconductor IC chip and the inner terminal parts of the lead member are connected electrically through the conductive paste layer.
In the plastic package, at least portions of the outer terminal parts are exposed on the resin molding or external electrodes of solder or the like are formed on the surfaces of the exposed portions of the outer terminal parts.
A lead member according to the present invention for a substantially flat plastic package including a semiconductor IC chip includes a plurality of discrete terminal sections, and a frame surrounding and holding the plurality of discrete terminal sections, wherein each of the terminal sections has inner terminal parts to be electrically connected to terminals of the semiconductor IC chip, outer terminal parts to be connected to external circuits, and connecting part interconnecting the inner and the outer terminal parts, the inner and the outer terminal parts are formed such that the contact surfaces of the inner terminal parts and those of the outer contact parts face toward opposite directions, respectively, the inner terminal parts and the connecting parts are thin, the outer terminal parts are thick, contact surfaces of the inner terminal parts of the terminal sections are flush with each other, the frame is provided with supporting parts other than the connecting parts, and the supporting parts are connected to the outer terminal parts, respectively.
Preferably, the lead member is formed by processing a metal sheet by a half-etching method.
In the lead member, the contact surfaces of the inner terminal parts are coated with connecting plated metal layers, respectively, and the terminals of the semiconductor IC chip and the inner terminal parts of the lead member are connected electrically through the plated metal layers, respectively, when assembling the lead member and the semiconductor IC chip.
In the lead member, the plated metal layers are at least plated solder layers, plated gold layers, plated silver layers or plated palladium layers.
In the lead member, the contact surfaces of the inner terminal parts are coated with conductive paste layers, respectively, the terminals of the semiconductor IC chip and the inner terminal parts of the lead member are connected electrically through the conductive paste layers, respectively.
In the lead member, the paste layers are formed of a Pb-free paste.
In this specification, the term “half-etching method” signifies an etching method including a half-etching process.
A method of fabricating a lead member as described above includes the step of processing a metal sheet by a half-etching method so that the surfaces of the inner terminal parts, the connecting parts and the supporting parts are portions of one of the surfaces of the metal sheet, the inner terminal parts, the connecting parts and the supporting parts have a thickness smaller than that of the metal sheet, and the outer terminal parts have a thickness equal to that of the metal sheet.
In the lead member fabricating method, plated metal layers are formed on the contact surfaces of the inner terminal parts, respectively.
The plated metal layer is formed by coating the surface of the lead member with a photoresist film, patterning the photoresist film to form openings in parts thereof corresponding to the contact surfaces of the inner terminal parts so that the contact surfaces of the inner terminal parts are exposed, and subjecting the lead member to a plating process using the patterned photoresist film as a mask to plate the exposed contact surfaces of the inner terminal parts.
In the lead member, the contact surfa

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Resin-sealed semiconductor device, circuit member used for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Resin-sealed semiconductor device, circuit member used for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Resin-sealed semiconductor device, circuit member used for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3291811

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.