Residue calculating unit immune to power analysis

Details Residue calculating unit immune to power analysis Residue calculating unit immune to power analysis

2007-01-30

2007-01-30

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

10614831

ABSTRACT:
A power-residue calculating unit includes a K register connected to a first internal bus for once storing an intermediate calculation result to be discarded when a power-residue calculation is executed in accordance with a binary method. Therefore even when data to be discarded appears during the calculation, a write into K register is performed, so that current in a write operation flows thereby improving immunity against Power Analysis.

REFERENCES:
patent: 5961578 (1999-10-01), Nakada
patent: 6088453 (2000-07-01), Shimbo
patent: 6434588 (2002-08-01), Kim et al.
patent: 6820105 (2004-11-01), Blaker
patent: 6968354 (2005-11-01), Kaminaga et al.
patent: 7076061 (2006-07-01), Lenstra et al.
patent: 2002/0101984 (2002-08-01), Asami
patent: 2003/0033340 (2003-02-01), Asami
patent: 7-20778 (1995-01-01), None
patent: 10-269060 (1998-10-01), None
patent: 11-212456 (1999-08-01), None
patent: 2001-266103 (2001-09-01), None

Affiliated with

Also associated with

Rating

Residue calculating unit immune to power analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Residue calculating unit immune to power analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Residue calculating unit immune to power analysis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3749793