Reset gate for a phase detector in a phase-locked loop

Details Reset gate for a phase detector in a phase-locked loop Reset gate for a phase detector in a phase-locked loop

1991-12-19

1993-03-02

Callahan, Timothy P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307446, 307262, 307514, 328155, 328133, H03K 1920, H03K 500

Patent

active

051912392

ABSTRACT:
A high reliability phase-locked loop (PLL) is disclosed having a hyperactivity detection and correction circuit (HDC) to oversee the oscillator and the phase and frequency detector (PFD), and having a PFD reset gate that performs the required logic function to reset the PFD while not being vulnerable to an internal PFD race condition that plagues prior art phase-locked loop circuits. The HDC senses the oscillator control and signals an oscillator reset should the oscillator control rise to an abnormally high level above a predetermined limit while the PFD is not detecting the feedback signal. The oscillator reset signal then slowly propagates through an asymmetrical delay line and resets the oscillator control to a predetermined reset state. While the oscillator control is being reset, the HDC continues to monitor the oscillator control, and de-asserts the oscillator reset when the oscillator control drops to the predetermined reset state. The PLL circuit can then function normally to lock on to the reference signal. The HDC incorporates means to prevent an oscillator reset should the PLL lock onto a reference signal having a corresponding oscillator control greater than the predetermined limit, and means to prevent termination of the oscillator reset once the HDC has begun resetting the oscillator control. The PFD reset gate performs the required four input NOR logic function and provides a fast switching reset signal. The PFD reset gate does not de-assert PFD reset until all portions of the PFD have responded to the PFD reset.

REFERENCES:
patent: 4645952 (1987-02-01), Van Tran

Affiliated with

Also associated with

Rating

Reset gate for a phase detector in a phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reset gate for a phase detector in a phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reset gate for a phase detector in a phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-128694