Patent
1995-09-26
1999-03-02
Donaghue, Larry D.
395393, 395394, G06F 1582
Patent
active
058782664
ABSTRACT:
A reservation station with format conversion logic enables the implementation of a superscalar computer processing system which incorporates both a floating point functional unit and non-floating point functional units. By converting operand data in a floating point reservation station from external formats to an internal floating point format, a system incorporating such a floating point reservation station enables the representation of operand data in uniform external formats outside floating point arithmetic units (e.g., in a reorder buffer, on operand and result busses, and within non-floating functional units) while also enabling the use of a specialized internal representation (internal floating point format) within floating point arithmetic units. A system incorporating multiple functional units and such a floating point reservation station enables the use of superscalar techniques for exploiting parallelism between floating point and non-floating point instructions because operands and results are externally represented in uniform external formats. Specialized logic within the floating point reservation station converts operand formats.
REFERENCES:
patent: 3930232 (1975-12-01), Wallach et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4631696 (1986-12-01), Sakamoto
patent: 4789956 (1988-12-01), Hildebrandt
patent: 4823260 (1989-04-01), Imel et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4941120 (1990-07-01), Brown et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5095458 (1992-03-01), Lynch et al.
patent: 5128888 (1992-07-01), Tamura et al.
patent: 5128891 (1992-07-01), Lynch et al.
patent: 5155816 (1992-10-01), Kohn
patent: 5155820 (1992-10-01), Gibson
patent: 5206828 (1993-04-01), Shah et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5257215 (1993-10-01), Poon
patent: 5262973 (1993-11-01), Richardson
patent: 5317526 (1994-05-01), Urano et al.
patent: 5339266 (1994-08-01), Hinds et al.
patent: 5481686 (1996-01-01), Dockser
patent: 5499352 (1996-03-01), Clift et al.
patent: 5574928 (1996-11-01), White et al.
patent: 5632023 (1997-05-01), White et al.
patent: 5651125 (1997-07-01), Witt et al.
Donald Alpert, et al., Architecture of the Pentium Microprocessor, IEEE Micro, vol. 13, No. 3, Jun. 1993, pp. 11-21.
Arnel B. Enriquez, et al., Design of a Multi-Mode Pipelined Multiplier for Floating-Point Applications, Feb. 1991, pp. 77-81.
Mike Johnson, "Superscalar Microprocessor Design" (Book), 1991.
R.M. Tomasulo, "An Efficient Algorithm For Exploiting Multiple Arithmetic Units", V32 IBM Journal of R&D, Jan. 1967, vol. 11, pp. 25-33.
Kai Hwang et al, "Computer Architecture And Parallel Processing", Copyright 1984, pp. 170-174.
Intel, "Microprocessor Family Programmer's Reference Manual", 1992, pp. 15-1 thru 16-28.
IEEE, "IEEE Standard For Radix-Independent Floating-Point Arithmetic", Copyright 1987, pp. 7-16.
IEEE, "IEEE Standard For Binary Floating-Point Arithmetic", Copyright 1985, pp. 7-17.
R.M. Tomsaulo, "An Efficient Algorithm For Exploiting Multiple Arithmetic Units", Jan. 1967, pp. 293-305.
Intel486.TM. Microprocessor Family Programmer's Reference Manual, .COPYRGT.1992, Chapter 15, pp. 15-1--15-2, Chapter 16, pp. 16-28.
Vojin G. Oklobdzija, "An Algorithmic and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, .COPYRGT.1994, pp. 124-128.
Bujanos Norman
Goddard Michael D.
Goveas Kelvin D.
Advanced Micro Devices , Inc.
Donaghue Larry D.
Terrile Stephen A.
LandOfFree
Reservation station for a floating point processing unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reservation station for a floating point processing unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reservation station for a floating point processing unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-432064