Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2007-05-29
2007-05-29
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C326S038000, C716S030000
Reexamination Certificate
active
10494052
ABSTRACT:
A digital logic unit can be reconfigured and includes: a plurality of logic cells (19, 26) that have configurable properties; a memory (13) with a plurality of microprograms (14, 16) that contains information on the functionality of a plurality of logic cells (19, 26), at least one of the microprograms (14, 16) being reprogrammable depending on a certain application at least during the current operation of the logic unit; elements for selecting at least one microprogram (14, 16); and elements for configuring logic cells corresponding to the functionality information of the selected microprogram (14, 16) at least during the current operation of the logic unit.
REFERENCES:
patent: 4870302 (1989-09-01), Freeman
patent: 5243238 (1993-09-01), Kean
patent: 5301344 (1994-04-01), Kolchinsky
patent: 5712578 (1998-01-01), Conley
patent: 5794062 (1998-08-01), Baxter
patent: 5828858 (1998-10-01), Athanas et al.
patent: 6047115 (2000-04-01), Mohan et al.
patent: 6173434 (2001-01-01), Wirthlin et al.
patent: 6721884 (2004-04-01), De Oliveira Kastrup Pereira et al.
patent: 6765407 (2004-07-01), Snyder
patent: 6779168 (2004-08-01), Hamlin
patent: 2001/0043488 (2001-11-01), Weber et al.
patent: 196 14991 A 1 (1996-10-01), None
patent: 0 253 530 (1988-01-01), None
patent: 0 497 029 (1992-08-01), None
patent: 0 833 244 (1998-04-01), None
patent: WO 00/19441 (2000-04-01), None
IW Ranmuthu et al., “Magneto-Resistive Elements an Alternative to Floating Gate Technology”, Proceeding of the Midwest Symposium on pp. 134-136 vol. 1, Aug. 9-12, 1992, Washington DC, ISBN:0-7803-0510-8, Number of pp. 2 vol. xxviii+1584, References Cited: 3 INSPEC Acession No. 4575212.
Guangming Lu et al.; “The MorphoSys Dynamically Reconfigurable System-On-Chip” Evolvable Hardware, Proceedings of the First NASA/DOD Workshop on Pasadena, 1999, pp. 1-9.
Kim Kenneth S.
Siemens Aktiengesellschaft
Young & Thompson
LandOfFree
Reprogrammable microprogram based reconfigurable multi-cell... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reprogrammable microprogram based reconfigurable multi-cell..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reprogrammable microprogram based reconfigurable multi-cell... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3756248