Representing binary code as a circuit

Details Representing binary code as a circuit Representing binary code as a circuit

2011-08-09

2011-08-09

Memula, Suresh (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

Reexamination Certificate

active

07996798

ABSTRACT:
A high level intermediate representation of a binary is generated. Circuit nodes from the high level intermediate representation are built, wherein a circuit node represents an operation in the high level intermediate representation. The circuit nodes are connecting using a flow analysis of the binary to build a circuit that represents the binary.

REFERENCES:
patent: 5461574 (1995-10-01), Matsunaga et al.
patent: 6028987 (2000-02-01), Hirairi
patent: 6662356 (2003-12-01), Edwards et al.
patent: 7051322 (2006-05-01), Rioux
patent: 7146606 (2006-12-01), Mitchell et al.
patent: 2003/0014743 (2003-01-01), Cooke et al.
patent: 2004/0111713 (2004-06-01), Rioux
patent: 2004/0215684 (2004-10-01), Joye et al.
patent: 2005/0060697 (2005-03-01), Bicsak et al.
patent: 2006/0041872 (2006-02-01), Poznanovic et al.
patent: 2006/0048113 (2006-03-01), Ozone et al.
patent: 2006/0158354 (2006-07-01), Aberg et al.
patent: 2006/0253841 (2006-11-01), Rioux
patent: 2007/0006197 (2007-01-01), Murphy et al.
Altman et al.; “Advances and Future Challenges in Binary Translation and Optimization”; Nov. 2001; Proceedings of the IEEE, vol. 89, No. 11; All pages.
Kim et al.; “Dynamic Binary Translation for Accumulator-Oriented Architectures”; 2003; IEEE; All pages.
Cifuentes et al.; “Binary Translation: Static, Dynamic, Retargetable?”; 1996; IEEE; All pages.
Cifuentes et al.; “The Design of a Resourceable and Retargetable Binary Translator”; 1999; IEEE; All pages.
Yu et al.; “Dynamic Binary Translation and Optimization in a Whole-System Emulator-SkyEye”; 2006; IEEE, All pages.
Wu et al.; “The Accuracy of Initial Prediction in Two-Phase Dynamic Binary Translators”; 2004; IEEE, All pages.
Thomas Reps et al. “Intermediate-Representation Recovery from Low-Level Code”, PERM'06, Jan. 9-10, 2006, Charleston, South Carolina, USA, © 2006 ACM.
Amitabh Srivastava et al. “Vulcan. Binary transformation in a distributed environment”, Technical Report, MSR-TR-2001-50, Microsoft Research, Apr. 20, 2001.
Manuel Carro et al. “Some Design Issues in the Visualization of Constraint Logic Program Execution”, AGP'98, 1998.
K. Svore et al. “Toward a Software Architecture for Quantum Computing Design Tools”, QPL 2004, pp. 127-144.
Michelle Mills Strout et al. “Representation-Independent Program Analysis”, PASTE Sep. 5-6, 2005, Lisbon, Portugal, © 2005 ACM.

Affiliated with

Also associated with

Rating

Representing binary code as a circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Representing binary code as a circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Representing binary code as a circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2752455