Representative majority voter for bus invert coding

Details Representative majority voter for bus invert coding Representative majority voter for bus invert coding

2008-07-08

2008-07-08

Mai, Lam T (Department: 2819)

Coded data generation or conversion

Digital code to digital code converters

Adaptive coding

C341S050000

Reexamination Certificate

active

11059174

ABSTRACT:
In general, in one aspect, the disclosure describes an apparatus inluding a representative majority voter gate to analyze bit transitions of a pluraility of bits. The plurailuty of bits are analzed in groups. The representative majority voter gate generates an invert signal based on the analysis. The apparatus further inludes a conditional inverter to apply the invert signal to the pluraility of bits.

REFERENCES:
patent: 5923830 (1999-07-01), Fuchs et al.
patent: 7173947 (2007-02-01), Ramakrishnan et al.
patent: 2006/0033523 (2006-02-01), Erstad et al.
Stan, Mircea R., et al., “Bus-Invert Coding for Low-Power I/O”,IEEE Transactions on Very Large Scale Integration(VLSI)Systems, vol. 3, No. 1, Mar. 1995, 49-58.
Tschanz, James W., et al., “Majority Voter Apparatus, Systems and Methods”, U.S. Appl. No. 10/947,765, filed Sep. 23, 2004.

Affiliated with

Also associated with

Rating

Representative majority voter for bus invert coding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Representative majority voter for bus invert coding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Representative majority voter for bus invert coding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3948430